Errata

Title & Document Type: 8175A Digital Signal Generator Operating and Service Manual

Manual Part Number: 08175-90001

Revision Date: July 1985

HP References in this Manual

This manual may contain references to HP or Hewlett-Packard. Please note that Hewlett-Packard's former test and measurement, semiconductor products and chemical analysis businesses are now part of Agilent Technologies. We have made no changes to this manual copy. The HP XXXX referred to in this document is now the Agilent XXXX. For example, model number HP8648A is now model number Agilent 8648A.

About this Manual

We've added this manual to the Agilent website in an effort to help you support your product. This manual provides the best information we could find. It may be incomplete or contain dated information, and the scan quality may not be ideal. If we find a better copy in the future, we will add it to the Agilent website.

Support for Your Product

Agilent no longer sells or supports this product. You will find any other available product information on the Agilent Test & Measurement website:


www.tm.agilent.com

Search for the model number of this product, and the resulting product page will guide you to any available information. Our service centers may be able to perform calibration if no repair parts are needed, but no other support from Agilent is available.



OPERATING AND SERVICE MANUAL

8175A DIGITAL SIGNAL GENERATOR





OPERATING AND SERVICE MANUAL

8175A DIGITAL SIGNAL GENERATOR (Including Option 001)

SERIAL NUMBERS

This manual applies directly to instruments with serial number 2520G000152 and higher. Any change made in instruments having serial numbers higher than the above number will be found in a "Manual Changes" supplement supplied with this manual. Be sure to examine the supplement for changes which apply to your instrument and record these changes in the manual. Backdating information for instruments with lower serial numbers can be found in Section 7 (yellow pages).

© HEWLETT-PACKARD GMBH 1985 HERRENBERGER STR. 130, D-7030 BOBLINGEN FEDERAL REPUBLIC OF GERMANY



SAFETY SUMMARY

The following general safety precautions must be observed during all phases of operation, service, and repair of this instrument. Failure to comply with these precautions or with specific warnings elsewhere in this manual violates safety standards of design, manufacture, and intended use of the instrument. Hewlett-Packard Company assumes no liability for the customer's failure to comply with these requirements.

GENERAL — This is a Safety Class I instrument (provided with terminal for protective earthing) and has been manufactured and tested according to international safety standards.

OPERATION – BEFORE APPLYING POWER comply with the installation section. Additionally, the following shall be observed:

Do not remove instrument covers when operating.

Before the instrument is switched on, all protective earth terminals, extension cords, auto-transformers and devices connected to it should be connected to a protective earth via a ground socket. Any interruption of the protective earth grounding will cause a potential shock hazard that could result in serious personal injury. Whenever it is likely that the protection has been impaired, the instrument must be made inoperative and be secured against any unintended operation.

Make sure that only fuses with the required rated current and of the specified type (normal blow, time delay, etc.) are used for replacement. The use of repaired fuses and the short-circuiting of fuseholders must be avoided.

Adjustments described in the manual are performed with power supplied to the instrument while protective covers are removed. Energy available at many points may, if contacted, result in personal injury.

Any adjustment, maintenance, and repair of the opened instrument under voltage should be avoided as much as possible, and when inevitable, should be carried out only by a skilled person who is aware of the hazard involved. Do not attempt internal service or adjustment unless another person, capable of rendering first aid and resuscitation is present. Do not replace components with power cable connected.

Do not operate the instrument in the presence of flammable gases or fumes. Operation of any electrical instrument in such an environment constitutes a definite safety hazard.

Do not install substitute parts or perform any unauthorized modification to the instrument.

Capacitors inside the instrument may still be charged even if the instrument has been disconnected from its source of supply.

To prevent CRT implosion, avoid rough handling or jarring of the instrument. Handling of the CRT shall be done only by qualified maintenance personnel using approved safety mask and gloves.

SAFETY SYMBOLS



The apparatus will be marked with this symbol when it is necessary for the user to refer to the instruction manual in order to protect the apparatus against damage.



Indicates dangerous voltages.



Earth terminal

WARNING

The WARNING sign denotes a hazard. It calls attention to a procedure, practice or the like, which, if not correctly performed or adhered to, could result in injury or loss of life. Do not proceed beyond a WARNING sign until the indicated conditions are fully understood and met.

CAUTION

The CAUTION sign denotes a hazard. It calls attention to an operating procedure, practice, or the like, which, if not correctly performed or adhered to, could result in damage to or destruction of part or all of the equipment. Do not proceed beyond a CAUTION sign until the indicated conditions are fully understood and met.



Dangerous voltages, capable of causing serious personal injury, are present in this instrument. Use extreme caution when handling, testing, and adjusting.

LIST OF CONTENTS

NOTE.	Chapters	1 to 4 contents												
SECTI	ON 5:	Adjustmen	ıts	Proc	edu	re								Page
5-1		duction		•			•		•					5-1
5-2	Safet	y Consideration	is.						•	•	•		•	5-1
5-3	Equip	oment Required	l .		•	•		•	•	•	•	•	•	5-1
5-4	Adju	stment Procedu	re		•	•	•	•	•	•	•	•	• '	5-1
5-5	Powe	er Supply Board	١.		•									5-3
5-6	Micro	oprocessor Boar	rd					•						5-3
5-7	Clock	k Board						•				•	•	5-4
5-8	Data	Board						•					•	5-8
5-9	Fine	Timing Board					•						•	5-9
5-10	Displ	ay System	•	•	•	•	•	•	•		•	•	•	5-12
SECT	ON 6:	Replaceab	ole	Part	S									
6-1	Intro	duction	•			•		•						6-1
6-3	Abbr	eviations						•	•		•		•	6-1
6-5	Repla	aceable Parts				•			•		•			6-1
6-8	Orde	ring Informatio	n							•		•	•	6-1
6-11	Direc	et Mail Order S	yste	m	•	•	•	•	•	•	•	•	•	6-1
SECT	ON 7:	Backdatin	g					•						
7-1	Intro	duction		•	•	•		•	•	•	•			7-1
SECT	ON 8:	Service									٠			
8-1	Intro	duction				•		٠	•	•	•	•	•	8-1
8-4	Safet	y Consideration	าร								•			8-1
8-6	After	r Service Check				•						•	•	8-2
8-15	Servi	ce Blocks								•				8-2
8-18	IC In	formation		•	•	•	•	•	•	•	•	•	•	8-2
	Gene	eral Service Bloo	ck			•		•				•		8-7
	Trou	bleshooting - G	ene	ral Po	oints			•	•		•	•		8-8
	Servi	ce Block 1		Po	wer S	Supply	and	Motl	ner Be	oard				8-13
		ce Block 2						sor) a			ard			8-43
		ce Block 3			•	oard				-				8-109
		ce Block 4			ta Bo									8-143
		ce Block 5					ine T	iming	Boar	rds	·			8-179
	562 12	2.00				Board						·		8-179
						ning l				•	•			8-191
LIST (OF ILLU	STRATIONS	(Re	fer a	lso to	the C)pera	ting a	nd P	rogra	mmin	g Ma	nual)	
Figure														
6-1	8175	A Mainframe P	arte		_	_	_		_	_			_	6-4
8-1		A Board Identif			k Dia	oram	•	•	•	•	•	•	•	8-4
8-2		A Functional B				_	•	•	•	•	•	•	•	8-6
					_		•	•	•	•	•	•	•	8-9
8-3	CAI+	Test Routine/Tr	row	1000-	vot i m r	1 1 **	•							x_U

LIST OF TABLES (Refer also to the Operating and Programming Manual)



Table

6-1	Abbreviations for Replaceable	e Par	ts Lis	t				6-2
6-2	Replaceable Parts List							6-5
1-8	Index of Asemblies .							8-1
8-2	Index of Service Blocks							8-2
8-3	Schematic Diagram Symbols				•		-	8-3





5-1 INTRODUCTION


This section describes the adjustments which will return the instrument to peak operating condition after repairs have been completed. An adjustment location diagram is given on a foldout page at the end of this section.

5-2 SAFETY CONSIDERATIONS

Although this instrument has been designed in accordance with international safety standards, this manual contains information, cautions and warnings which must be followed to ensure safe operation and to retain the instrument in a safe condition (see Sections 2 and 3).

WARNING

Any interruption of the protective (grounding) conductor (inside or outside the instrument) or disconnection of the protective earth terminal is likely to make the instrument dangerous. Intentional interruption is prohibited.



5-3 EQUIPMENT REQUIRED

The test equipment required for the adjustment procedure is listed in Table 1-1, Recommended Test Equipment. The critical specifications of substitue test instruments must meet or exceed the standards listed in the table if the instrument is to meet the standards set forth in Table 1-2, Specifications.

5-4 ADJUSTMENT PROCEDURE

The adjustment procedure is divided into the following sections:

		Page
5-5	Power Supply Board	5-3
5-6	Microprocessor Board	5-3
5-7	Clock Board	5-4
5-8	Data Board	5-8
5-9	Fine Timing Board	5-9
5-10	Display System	5-12

An adjustments points locator diagram (Figure 5-5) is included at the end of the adjustment procedure.

Execute a paragraph completely and in the order in which it is presented. Only the significant instrument settings are given.

Allow a 30 minute warm-up period before starting the adjustments.

For adjustments on the CPU Board, Clock Board, Data Board or Fine Timing Board use the service connectors as shown in Figure 5-1.

CAUTION

Instrument must not be operated without cover over power supply and fan areas.

The Power Supply Board does not have to be removed for adjustments to be made to the output voltages (they can be monitored at the board's Test Connector).




Figure 5-1. 8175A Service Position



5-5 POWER SUPPLY BOARD

Equipment: DVM, Power Supply

Procedure:

WARNING

Due to storage capacitors, lethal or harmful voltages are present on the board for up to FIVE minutes after disconnecting the line!

Therefore, before removing the Power Supply Board, ensure that FIVE minutes have elapsed after line disconnection (for discharging of all storage capacitors)!

1) Low Power Supply Threshold Adjustment (if necessary!)

With Power Supply Board out of Frame, to adjust the threshold of the Low Power Supply: Apply + 15 VDC (max 20 VDC) to TP2 ("LPS" LED is ON). Apply DVM controlled test voltage to the + 5V test pin on test connector. Adjust A10R38 for the following limits:

"LPS" LED OFF with test voltage > = + 4.83V "LPS" LED ON with test voltage < = + 4.85V

2) Output Voltage Adjust

Install the Power Supply Board back in the 8175A, and adjust the output voltages measured at the P.S. Bd. Test Connector, when instrument is in normal working condition (all supplied boards installed).

Adjust	Test Limit			
R21	+ 5.00V +/- 50 mV			
(R21)	- 5.20V +/- 50 mV			
R48	+15.06V +/- 10 mV			
R74	+15.06V +/- 10 mV			
R49	-15.06V +/- 10 mV			
R54	+24.06V +/- 20 mV			
R55	-24.06V +/- 20 mV			
	R21 (R21) R48 R74 R49 R54			

5-6 MICROPROCESSOR BOARD

Equipment: DVM

Procedure:

1. Remove the Microprocessor Board from its normal position (disconnect the two ribbon cables first!) and plug it into the Service Connectors (Figure 5-1).

Reconnect the ribbon cables.

Turn Power ON, System Page, Configuration menu should be displayed.

2. Connect DVM low terminal to the GND Testpoint on the Microprocessor Board and measure at TP +10V.

Adjust A20 R102 for + 10.00V + -10 mV.

5-7 CLOCK BOARD

Equipment: DVM, Pulse Generator, Osciloscope with 10017A Probe, Counter

Procedure:

1. Remove the Clock Board from its normal position (disconnect the three input cables first!), and plug it into the Service Connectors.

Reconnect the cables.

Turn Power ON, the System Page, Configuration menu should be displayed.

Recall Standard Settings.

2. Confirm that the following reference voltages are correct:

+4.00V	+-200mV
-4.00V	+-200mV
-5.00 V	+-200mV
+5.00V	+-200mV
-5.00V	+-100mV
+14.8V	+-200mV
-13.0V	+-200mV
+1.4V	+-200mV
	-4.00 V -5.00 V +5.00 V -5.00 V +14.8 V -13.0 V

Connect DVM low terminal to the GND Testpoint on the Clock Board as near as possible to TP14 and measure with DVM high terminal at TP14 the +5V Ref Voltage.

Adjust with A30R62 for +5.005 V +-5 mV.

3. POD Input Threshold (without a POD connected)

Set 8175A:

Control Page (PAR)

Trigger POD Threshold [+] 0.0V

Connect the DVM high terminal to TP1 and the GND terminal to shield of TP13.

Adjust A30R6 for 0V +-1mV.

Note:

This adjustment will also be necessary if a DAC is changed on the CPU Board A20 or, if a new CPU Board is installed.

Check for the following POD thresholds, the voltage at TP1:

Trigger Pod Threshold	TP1					
+9.9V	-1.65V	+-20mV				
-9.9V	+1.65V	+-20mV				
TTL	-234mV	+-10mV				
ECL	+220mV	+-10mV				



4. EXT/EXT CLK Input Compensation

Set 8112A:

PER lı

lus

HIL/LOL

+8V/-8V

DTY

50%


Set 8175A:
Control Page (PAR)
START and/or STOP from [external Input]
with START on [4] Edge.

Scope settings: Time/Div 0.1 us V/Div. 0.01

Connect 8112A output via 50 Ohm feedthrough to the EXT CLK BNC Input on rear panel. Connect 8112A trigger output to scope trigger input.

0160-4380

Connect the 10017A probe via a 1pF capacitor to the cathode of CR53. Adjust A30C54 for a signal as shown in the following photo:



ON disk

Ext Clock DISAbled

Connect the 8112A output signal via a 50 ohm feedthrough to the EXT INPUT BNC on 8175A front panel.

Connect the 10017A probe via a 1pF capacitor (as previously) to cathode of CR51 Adjust A3057 for a signal as shown in previous photo.

5. EXT INPUT Thresholds

Set 8112A:

PER

20 ns

DTY

50%

HIL/LOL

+0.150 V/-0.150V

Set 8175A:

Same as before plus:

External Input Threshold [+] 0.0V

Connect 10017A Probe to TP16, and measure signal on scope. Adjust A30R61 for the best possible Square Wave Signal.

STEP 5 RXT INPUT THRESHOLD

but possible square wave

A30 C54 SOMHZ

PV 300mV around DV

TP16

A30R61

set threshold

Adjustments Model 8175A

6. FILTERS

6a. Trigger Filter

Set 8112A:


PER lus

HIL +4V WID 20ns LOL 0.0V


Set 8175A:

Recall Standard Settings.

Set the following three menus as shown:








Set Scope: Time/Div 100ns x 10 Ext. Trigger Chop CHA/CHB 50mV/Div Model 8175A Adjustments

Connect the 8112A output to the Input Pod (15463A) CH0. Connect 10017A Probe CHA to TP3 and 10017A Probe CHB to TP5.

Measure at TP3 for a signal with a pulse width of 20 ns (see photo below). If necessary, change

8112A WID slowly.

TP3



TP5

Turn A30R10 fully CW.

Adjust R10 slowly CCW until a stable signal (TP5) is displayed, see photo above.

Note: If 8112A output signal width is too small, no signal can be produced.

6b. Flag Filter

Connect CHB to TP13.


Turn A30R24 CW.

Adjust R24 slowly CCW until the signal becomes unstable, then turn CW until the signal becomes stable again (see photo below).

TP3

113

TP13



7. Master Clock Calibration

Set 8175A:

Control Page (PAR)

Mode: [Auto Cycle] [synchron] startable

Set Counter:

FREQA, AC

Connect DVM to TP10.

Connect 8175A via an HP-IB cable to a controller (e.g., series 200 9826A/36A etc) and input the following program:

Output 7xx; "HW0,33,YYY" > EXECUTE

- * 7xx = 8175A HP-IB Address
- * YYY is a numeric value between 170 and 220.

Measure at TP10 while setting different values for YYY until a DVM reading as shown is produced:

+1.2V + -50mV.

Connect counter via probe 10017A to TP8. Adjust the Master Clock via A30R99 for 99.9MHz +/- 0.05MHz.

5-8 DATA BOARD

Equipment:

DVM, Scope, 10017A 2x Pulse Generator 8112A

Procedure:

Check with DVM at following TP's for voltages as listed:

TP -5V	-5.1V	± 50 mV
TP +5V	+5.0V	± 50 mV
TP -0.7V	-0.7V	± 100 mV
TP -1.3V	-1.3V	± 100 mV

Latch/Data Timing Adjust:

Set 8175A:

Recall Standard Settings. Note the details of the following menus, set same data/conditions as shown (remember to do an "Update"!):


Set Scope:


Time 50 ns/Div x 10 Range CHA/CHB 50 mV/Div, DC


Set 8112A:

PER 1 us HIL +2V WID 30 ns LOL 0.0V ✓ (Lin.) LEE/TRE 10ns

Connect 8112A (without 50 Ω feedthrough) to the EXT INPUT BNC of 8175A. Connect 8112A Trigger output to scope trigger input.








Connect scope CHA via 10017A Probe to A40 TP2. Check (via 10017A probe and CHB) at TP's DRAM0-23 that waveform as shown in following photo is produced. Adjust W1-W5 as necessary to achieve waveform.


approx. 3.5ns



W1 = Signal LATCH delayed 1.5 ns W2 = Signal LATCH undelayed W3 = Signal PADDCLK2 undelayed W4/W5 = Signal PADDCLK2 delayed 4.5 ns Same settings as before:

Connect CHA to A40 TP12 Connect CHB to A40 TP11

Turn A40R88 fully CW Adjust A40R66 for a delay of 18 ns ± 0.5 ns pos. edge of TP12 signal to pos. edge of TP11 signal (see photo)



5.9 FINE TIMING BOARD (OPTION 001)

Equipment: Scope, Time Mark Generator

Procedure:

Set 8175A:

Recall Standard Settings and set data etc. as follows:

SYSTEM > NEXT = [Storage] > CURSOR ± = [store] > NEXT = [recall] Standard Settings > EXEC

CNTRU > CURSOR = [Single Cycle] > NEXT = [Auto Cyle] > CURSOR = Clock [off] > NEXT = [on] > CURSOR = 0.02 > 0.000 > 0.000 = [disabled] > NEXT = [enabled] > DATA > CURSOR = Data Format Label A > 6.000 > SYSTEM = INSERT > F > CURSOR = PODO CH3 > NEXT 4x = **** > DATA > NEXT = Data [Pattern Setup] > CURSOR = Used Format Allocation [A] > NEXT = [F] > CURSOR = Address 0000 > CURSOR > 10004 >

Scope settings:


Using the Time Mark Generator, check the oscilloscope time base accuracy in the 0.02 usec/Div x 10 Range. Note error and take time base error into account.


Connect Flag Pod channel 7 to oscilloscope ext. Trigger Input.

Model 8175A Adjustments

1. Switch 8175A TIMING = [Fine Timing off]. Connect e.g. PODO CHO to channel A of scope. Set the leading edge of this signal (50% point of amplitude) to left of graticule as reference.

- 2. Switch 8175A on Timing Page (PAR) NEXT = [Fine Timing on]. Check on scope for a Delay of 20 ns ± 200 ps.
- 3. Adjust A50 S0 to get the best solution. After each new setting of S0, press NEXT 2x.






e.g. of 700 ps delay time settings

Make sure that the max. switched in delay time is ≤ 5.5 ns.

P/O A50

5. If the 20 ns delay for CH0 to CH3 cannot be achieved, the soldered in wire links (W1 - W4) can be repositioned as required. (see diagram below)



- 6. With [Fine Timing on], connect POD0 CH0 to scope CHA. Set the leading edge of this signal (50% point of amplitude) to center of graticule as reference.
- 7. Connect in turn: POD0 CH1, CH2 and CH3 and check for max. skew of:
 ≤ 6 ns with ECL POD
 ≤ 7 ns with TTL/CMOS POD.

Adjustments Model 8175A

5-10 DISPLAY SYSTEM ADJUSTMENTS

NOTE

This adjustment procedure is in two parts: yoke and display driver. The Yoke Adjustment Procedure must be performed if any part of the Display System is replaced (CRT, display driver, or yoke) or if a dispaly cannot be aligned on the CRT screen. If the Yoke Adjustment Procedure is performaed, then the Display Driver Adjustment Procedure must also be done. If not done, then the latter may be done alone. It is good practise to discharge the CRT before beginning.

YOKE ADJUSTMENT PROCEDURE

- a. Turn OFF 8175A.
- b. Insure that the yoke is firmly pressed against the flange of the CRT. If not, loosen the yoke neck screw that attaches the yoke to the CRT and slide the yoke against the CRT. Gently tighten the screw until firm.
- c. While holding a flexible straight edge from the lower-left corner to the upper-right corner of the CRT (facing the CRT), make a mark about one inch long with a water soluble felt pen across the center of the CRT. See Figure 5-2.
- d. Repeat the above step for the upper-left corner and the lower-right corner forming an "X" in the center of the CRT. See Figure 5-2.
- e. Adjust BRIGHTNESS control pot to minimum (full counter-clockwise). See Figure 5-3 for the display adjustment locations.
- f. Remove the two yoke connectors.
- g. Turn ON the 8175A.
- h. Wait a short time, adjust BRIGHTNESS control pot until a dot appears on the CRT.
- i. The dot should appear within a 3cm (1/8 inch) radius of the intersection of two lines. If this does not occur, align the dot using the centering rings on the yoke. See Figure 5-2.
- j. Adjust the horizontal/vertical position by rotating the centering rings on the yoke.
- k. Adjust VERT PHASE to vertically align the dot.
- I. Turn OFF the 8175A and clean the CRT screen with mild soap and water.
- m. Reconnect the two yoke connectors to the display driver.
- h. Perform the Display Driver Adjustment Procedure.

DISPLAY DRIVER ADJUSTMENT PROCEDURE

- a. Turn ON the 8175A.
 - Note, The +15V Video on the Power Supply Board must be adjusted correctly <u>prior</u> to making the following adjustments. Any susequent change to it will influence the following adjustments!
- b. Adjust the BRIGHTNESS control pot until System Page is visible.

Model 8175A Adjustments




Figure 5-2. Yoke Centering Adjustment

- c. Set 8175A: Data page Data [Waveform] Setup.
- d. Adjust the VERT PHASE (position) until the Page lies symetrically positioned about the centre of the screen, with equal clearance top and bottom. Adjust the HEIGHT (gain) until the height of current display is approximately 111mm. See Figure 5-4.
- e. Adjust HORIZ LINEARITY until the width of each column is the same.
- f. Adjust HORIZ WIDTH until the complete display picture is positioned with equal "left and right" clearance. See Figure 5-4.

NOTE

The adjustments in step (e) and (f) interact. Therefore reiteration of these two steps may be necessary for best results.

- g. Recheck, with the Data [Waveform] Setup menu displayed, steps i, j, and k of Yoke Adjustment Procedure. Ensure that the displayed menu is correctly positioned horizontally and vertically about the centre of the screen.
- h. Adjust the BRIGHTNESS control for a comfortable CRT intensity level.
- i. Set 8175A to the "Data [Pattern] Setup" Page. Adjust FOCUS control to archieve the best display.
- j. Verify that the FLASHING CURSOR flashes at a rate of several times per second. If there are two different video levels but no flashing, the CPU board is defective. If there is no difference in video levels, the display board is defective. Refer to Service Block 2 for troubleshooting information.
- k. The HOR HOLD adjustment has been pre-adjusted by the manufacturer and should not need to be changed.

Display Driver Board




Figure 5-3. Display Adjustments Locations

Model 8175A Adjustments





Figure 5-4. Display Adjustments Diagram

NOTE: All dimensions shown above are approximate.



යන යන

SECTION 6

REPLACEABLE PARTS

6-1 INTRODUCTION

6-2 This section contains information for ordering parts. Table 6-1 lists abbreviations used in the parts list and elsewhere in the manual. Table 6-2 lists all replaceable parts in reference designator order.

6-3 ABBREVIATIONS

6-4 Table 6-1 lists abbreviations used in the parts lists, schematics and elsewhere in the manual. In some cases two forms of the abbreviation are used, one all in capital letters and one partial or no capitals. This occurs because the abbreviations in the parts list are always all capitals. However, in the schematics and other parts of the manual, the same abbreviations may have both lower and upper case letters.

6-5 REPLACEABLE PARTS

- 6-6 Table 6-2 is a list replaceable parts and is organized as follows:
- a. Mainframe (chassis) parts in alpha-numerical order by reference designation.
- b. Electrical assemblies and their components in alpha-numerical order by reference designation.

Reference designators are of the form A3R9 ie. resistor 9 on assembly 3.

The blue pages, at the end of the parts list, covers parts required for Option 001

- 6-7 The data given for each part is as follows:
 - a. Part number check digit
 - b. Hewlett-Packard part number
 - c. Item description

6-8 ORDERING INFORMATION

- 6-9 To order a part listed in the replaceable parts list, quote the Hewlett-Packard part number (with check digit), indicate the quantity required and address the order to the nearest Hewlett-Packard office (list of Sales/Service Offices at the rear of this manual). The check digit will ensure accurate and timely processing of the order.
- 6-10 To order a part that is not listed, include the instrument model number, serial number, a complete description of the part(s) required and the number of parts required. Address the order to the nearest Hewlett-Packard Sales/Service Office.

6-11 DIRECT MAIL ORDER SYSTEM (USA)


- 6-12 Within the USA, Hewlett-Packard can supply parts through a direct mail order system. Advantages of using the system are as follows:
- a. Direct ordering and shipment from the HP Parts Center in Mountain View, California.
- b. No maximum or minimum on any mail order (there is a minimum order amount for parts ordered through a local HP ofice when the parts require billing and invoicing).
- c. Pre-paid transportation (there is a small handling charge for each order).
- d. No invoices to provide these advantages, a check or money order must accompany each order.
- 6-13 Mail order forms and specific ordering information is available through the local HP office. Addresses and phone numbers are given at the back of this manual.


Table 6-1. Parts List Abbreviations


REFERENCE DESIGNATIONS E miscellaneous A assembly P . . . electrical connector VR voltage regulator; AT . . . attenuator; isolator; electrical part (movable portion); breakdown diode termination fuse . . cable; transmission plug fan; motor FL filter path; wire Q transistor: SCR; BT battery $\mbox{\bf H}$, , , , , , , , , hardware triode thyristor socket C capacitor $\textbf{HY}^{\boldsymbol{\cdot}}\ldots\ldots\ldots \textbf{circulator}$ R resistor Y crystał unit (piezo-ÇP J . . . electrical connector coupler RT thermistor electric or quartz) CR diode; diode (stationary portion); S switch Z . . . tuned cavity; tuned thyristor; varactor iack $\boldsymbol{\mathsf{T}}$ transformer circuit. DC . . . directional coupler TB terminal board DL delay line K relay TC thermocouple DS. annunciator; L coil; inductor TP test point U integrated circuit; signaling device M meter (audible or visual); miscellaneous MP microcircuit lamp; LED mechanical part V electron tube ABBREVIATIONS CW continuous wave MET OX . . . metallic oxide h A ampere HET heterodyne HEX ... hexagonal MF . . . medium frequency; ac alternating current cw clockwise ACCESS accessory cm centimeter microfarad (used in HD head parts list) ADJ adjustment D/A... digital-to-analog dB decibel HDW hardware MFR manufacturer A/D. . . . analog-to-digital mg milligram HF high frequency AF audio frequency dBm . . . decibel referred MHz megahertz HG mercury AFC automatic to 1 mW mH millihenry HI high frequency control dc direct current deg . . degree (temperature AGC automatic gain HP Hewlett-Packard mho mho HPF. high pass filter MIN minimum control interval or difference) min minute (time) aluminum HR hour (used in . . . degree (plane angle) parts list) oc ALC automatic level degree Celsius '... minute (plane control HV high voltage angle) (centigrade) MINAT.... miniature Hz Hertz AM . . . amplitude modula-. . . degree Fahrenheit mm millimeter IC.... integrated circuit ^OK degree Kelvin tion AMPL amplifier ID. inside diameter DEPC . . deposited carbon MOD modulator IF....intermediate APC . . . automatic phase DET detector MOM momentary control diam diameter frequency MOS metal-oxide semiconductor IMPG impregnated ASSY...... assembly DIA . . . diameter (used in AUX auxiliary millisecond parts list) in inch DIFF AMPL . . . differential INCD.... incandescent MTG mounting avg average INCL include(s) AWG American wire amplifier MTR . . . meter (indicating division INP input gauge device) INS insulation DPDT double-pole, mV millivolt BAL balance double-throw INT....internal mVac.... millivolt, ac BCD binary coded decimal DR drive kg kilogram mVdc millivolt, dc BD DSB . . . double sideband kHz kilohertz mVpk millivolt, peak board BE CU beryllium DTL . . . diode transistor k Ω kilohm mVp-p . . . millivolt, peakcopper logic kV kilovolt to-peak mVrms... millivolt, rms BFO beat frequency DVM . . . digital voltmeter 1b pound LC inductancemW milliwatt oscillator FCL emitter coupled MUX multiplex MY mylar logic binder head capacitance EMF . . electromotive force BKDN breakdown LED . . light-emitting diode BP bandpass EDP electronic data LF low frequency μΑ microsmpere μF.... microfarad BPF.... bandpass filter processing LG long BRS brass ELECT electrolytic μΗ microhenry LH left hand BWO backward-wave μmho.... micromho ENCAP. . . . encapsulated LIM..... limit μs.... microsecond LIN... Iinear taper (used oscillator EXT external CAL calibrate μν microvolt in parts list) -_... farad linear μVac microvolt, ac ccw counter-clockwise FET field-effect CER ceramie transistor LK WASH . . . lock washer µVdc microvolt, dc LO . . . low; local oscillator μVp-p . . . microvolt, peak-F/F CHAN channel flip-flop FH flatt head cm centimeter LOG . . . logarithmic taper to-peak CMO . . cabinet mount only FILH fillister head (used in parts list) μ Vrms microvolt, rms μw microwatt nA nanoampere COAX coaxial FM . frequency modulation log logarithm(ic) COEF coefficient FP LPF. low pass filter front panel COM common FREQ frequency LV low voltage NC no connection COMP composition m meter (distance) N/C normally closed FXD ... fixed COMPL complete g gram NE neon mA milliampere CONN connector MAX maximum NEG negative GE germanium nF nanofarad M Ω megohm CP cadmium plate GHz gigahertz CRT . . . cathode-ray tube GL glass MEG . . . meg (106) (used NIPLnickel plate N/O normally open CTL complementary GRD j. . . ground(ed) in parts list) NOM nominal transistor logic H henry MET FLM metal film NOTE


— All abbreviations in the parts list will be in upper-case. -


		•	atto	10 -18	
		· ·			
		7	femto	10 -15	
		n P	nano pico	10 -12	
		μ	micro		
		m	milli	10 -3	
		d c	deci centi	10 -2	
		de d	deka	10 10 -1	
		k	kilo	103	
		G M		106	
		Ť	tera	10 ¹²	
		Abbreviation	Profix	Multiple	
		MUL	TIPLIE	RS	
position	J	quency		V(F) volts, filtered	
. positive; position(s) (used in parts list)	SHF		fre-	VDCW volts, dc, working (used in parts list)	
porcelain		CON semi		Vdc volts, dc	
polystyrene				oscillator	
positive	SE	•	ium		
	SCR		belle	Vac volts, ac	
phase modulation	J-10 .	(used in parts list)		VA voltampere	
Oscillator					
				UHF , ultrahigh frequency	
peak	S	•	eter	parts list)	
voltage	HWV		King		
				U micro (10 ⁶) (used	
positive-intrinsic-	ROM	read-only mem	nory	TWT traveling wave tube	
Phillips				TVI television interference	
Z phosphor bronze				•	
	P140	capacitance			
pulse duration		inductance		TSTR transistor	
modulation	RLC		nce-	TRIM trimmer	
ion, puise count	HH.	round head; r	ignt	TOL tolerance	
	B 11	interference	unh!	TI titanium	
	RFI.	•	euch .	THRU through	
	RF.	radio freque	ency	THD thread	
(ST)					
peak (used in parts				TERM terminal	impedance
				TD time delay	Z _O characteristi
oxide		•		compensating	W/O withou YIG yttrium-iron-garne
oscillator		voltage			WW wirewoun
mplitier	PWV		king	T timed (slow-blow fuse)	voltage
	F WW IN	modulation	-atri	SYNC synchronize	WIVworking invers
oval head	PWILA		with.	SWR standing-wave ratio	W wat
outside diameter		pulse-			V(X) volts, switche
order by description				SST , stainless steel	voltmeter
	ps .		ond	SSB single sideband	oscillator VTVM Vacuum-tub
eplaceable	PRR		ition	single-throw	VTO voltage tune
not separately		frequency			wave ratio
or field replacement				•	VSWR voltage standin
	PRE4		lifier		Vp-p volts, peak-to-pea Vrms volts, rm
ero (zero tempera-	PPM		tion	SPDT single-pole,	Vpk volts, pea
negative-positive		in parts list)		SNR . signal-to-noise ratio	quency
· ·				SL	VHF , , very-high fro
	-	•		_	VFO variable-frequenc oscillator
	ero (zero tempera- ure coefficient) not recommended or field replacement not separately eplaceable nanosecond nanowatt order by description Outside diameter oval head PL operational emplifier option oscillator oxide ounce ohm peak (used in parts ist) pulse-amplitude modulation printed circuit pulse-code modula- ion, puise-count nodulation pulse-duration nodulation pulse-duration nodulation positive-intrinsic- negative peak phase lock phase lock phase lock phase lock positive-negative- positive-negative- positive-negative- positive-negative- positive-negative- positive-porcelain positive; position(s) (used in parts list)	negative positive egative negative positive ero (zero temperature coefficient) not recommended or field replacement not separately epiaceable nanosecond nanowatt ps nanowatt or district polished provided diameter oval head pc operational mplifier option oscillator oxide ounce nomm peak (used in parts REG ist) pulse-amplitude nodulation printed circuit pulse-code modulation printed circuit pulse-code modulation nodulation printed circuit pulse-code modulation nodulation printed circuit pulse-code modulation prositive-intrinsic negative peak inverse positive phase modulation positive-negative positive positive positive-negative positive	negative positive epative in negative positive ero (zero temperaure coefficient) not recommended or field replacement not recommended or field replacement not separately epiaceable nanoscond nanowatt or oval head plus oval head plu	negative positive egative in negative positive ro (zero temperative coefficient) Inot recommended or field replacement not separately epiaceable nanosecond nanowatt order by description outside diameter outside diameter oval head 2L. operational mplifier option oscillator oxide ounce ounce ounce ounce nodulation oscillator oxide pulse-amplitude nodulation pulse-dount nodulation pulse-count nodulation pulse-count nodulation positive peak inverse phase lock opcillator phase lock opcillator positive position position policion policion position policion polic	megative positive ingative positive relative states of the positive in parts list) in part of polystyrene positive positive positive positive position position positive position positive position po

















Figure 6-1. 8175A Mainframe Parts 6-4

Replaceable Parts

REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION	REFERENCE DESIGNATOR	CD	H-P PART Number	DESCRIPTION
FRAME A1 A2 A3 A10	6 7 5 7	08175-66501 08175-66502 0950-0894 08175-66510	BD AY-KEY BD-AY DISPLAY	MP48 MP49 MP50 MP51 MP52 MP53	2 7 4	5040-7201 5040-7221 5041-6820 5041-6819 5060-9804 5040-9317	FOOT FOOT REAR CAP STP HNDL RR CAP STP HNDL FNT STRAP HDL 497.8D
A20 A30 A40 A50	9 1 3 5	08175-66520 08175-66530 08175-66540	BD AY-CPU BD AY-CLOCK BD AY-DATA	MP54 MP55 MP56 MP57	1 4 5	5040-9317 5040-1149 8160-0428 7121-4002 7120-6264	SHAFT-POWER-SW SHAFT-LONG/GRAY RFI ROUND STRIP LBL-CRT CAUTION LABEL-WARNING
	_	NOTE: See pa	ge 6-18 for A52 3d. (Opt. 001) parts.	MP58 MP59 MP60 MP61	9	7121-2527 5040-7202 5001-0440 6960-0001	LABEL METR &INCH TRIM STRIP-TOP TRIM-STRIP SIDE BTN_PLUG5 DIA
B1 B2	-	3160-0339 3160-0339	FAN-TBX 95/128V FAN-TBX 95/128V	MP62 MP63	4	08175-01206 08175-45008	BRACKET FAN TOP EXTRACTOR RIGHT
F1 MP1 MP2	4 8	2110-0036 08175-00119 08175-00139	FUSE FB 8A 125V PANEL REAR BRACKET MIDDLE	MP64 MP65 MP66 MP67	2 6	08175-45009 0403-0410 0403-0406 0403-0101	EXTRACTOR LEFT GUIDE PC BD BLK GUIDE-PC BD GUIDE PC BD WHT
MP3 MP4 MP5	3	08175-00149 08175-00183 08175-00184	BRACKET SIDE CVR TOP CABINET CVR BOTTOM CAB.	MP68 MP69 MP70		0403-0269 1251-2942 0400-0193	GD-PC BLK 6.0-LG CONN-LOCK R&P GROM-SPCL .221
MP6 MP7 MP8 MP9 MP10	5 7	08175-00185 08175-00186 08175-00187 08175-00188 08175-00189	CVR SIDE W.HNDL CVR SIDE PERFOR. COVER BOTTOM COVER TOP FRONT COVER TOP	V1 W1 W2	2	2090-0066 8150-0005 8150-0102	TUBE ELECTRON WIRE 22 BLK WIRE 18 BLK
MP11 MP12 MP13 MP14	3 8	08175-00201 08175-00639 08175-00671 08175-01202	FRONT PANEL SHIELD FAN SHIELD FRONT BNC BRACKET	W3 W4 W5	1	8150-3284 08175-61605 8150-3284	WIRE 18 GRN/YEL CBL RIBBON 16CON WIRE 18 GRN/YEL
MP15 MP16 MP17	1 1 2	08175-01205 08175-01297 08175-01298	BRACKET FAN CBL CLAMP TOP CBL CLAMP	W6 W7 W8	8 8	08175-61609 08175-61610	CBL SMB/BNC CBL SMB/BNC CBL SMB/BNC
MP18 MP19 MP20 MP21 MP22	3 3 5 1 2	08175-42201 08175-47401 08175-60128	BRACKET REAR BEZEL FRONT KEY CAP LINE BRACKET FRONT 2 BRACKET FRONT	₩9 ₩10 ₩11	8	08175-61611 08175-61612 08175-61613	CBL SMB/BNC CBL SMB/BNC CBL SMB/BNC
MP23 MP24 MP25 MP26 MP27	3 5	1250-0083 1250-0118	COVER REAR CONN BNC BLKHD CONN BNC BLKHD TILT STAND ADAPTER GROUND 2	W12 W13	9	08175-61614 08175-61615	CBL AY FAN CBL AY FAN LONG
MP28 MP29 MP30 MP31 MP32		08175-05098	ADAPTER GROUND 1 SUPPORT CATCH FRAME TOP CATCH FRAME BOTT CATCH SIDE				
MP33 MP34 MP35 MP36 MP37	8 2 8 8 5	01630-84501 2950-0001	YCKE POUCH NUT-HEX 318-32TH TERM-LUG .070 TERM-LUG SLDR				
MP38 MP39 MP40 MP41 MP42	9 8 4	0363-0125 0460-0623 0380-0599 5021-5805 5021-5806	CONTACT-FINGER TAPE ELEC 1IN SPACER FRAME FRONT 177H FRAME REAR 177H				
MP43 MP44 MP45 MP46 MP47		5021-5837 1400-0611 08175-43101 0403-0436 08175-24701	STRUT CRNR 497.8 CLAMP CBL GUIDE-PC BD GUIDE CARD-PCA SPACER BNC				

	RENCE GNATOR	CD	H-P PART NUMBER	DESCRIPTION		ERENCE IGNATOR	CD	H-P PART NUMBER	DESCRIPTION
A1	08175-	66	501 BD	AY-MOTHER	A2 A2 A2	MP24 MP25 MP26	5 8 9	5041-4533 5041-0906 5041-0907	KEY, SINGLE STEP KEY CAP 0 KEY CAP 1
A1 A1 A1	J1 J2 J3 J4	9999	1251-7796 1251-7796 1251-7796 1251-7796	CONN-POST-TP-SKT CONN-POST-TP-SKT CONN-POST-TP-SKT CONN-POST-TP-SKT	A2 A2	MP27 MP28	0	5041-0908 5041-0909	KEY CAP 2 KEY CAP 3 KEY, HALF DISABL
A1 A1	J5 J6	9	1251-7796 1251-7796	CONN-POST-TP-SKT CONN-POST-TP-SKT	A2 A2 A2 A2	MP29 MP30 MP31 MP32	836	5041-4534 5041-4528 5041-2791 5041-0433	KEY, HALF EXEC KYCP-CLEAR ENTRY KEY CAP-BLUE
A1 A1 A1 A1	J7 J8 J9 J10	တတတတ	1251-7796 1251-7796 1251-7796 1251-7796	CONN-POST-TP-SKT CONN-POST-TP-SKT CONN-POST-TP-SKT CONN-POST-TP-SKT	A2 A2 A2	MP33 MP34 MP35	6	5041-2782 5041-2786 5041-2787	KYCP-ARROW UP LT KYCP-ARROW SIDE KYCP-ARROW UP DK
A1 A1 A1	J11 J12 J13	9 9 7	1251-7796 1251-7796 1252-0027	CONN-POST-TP-SKT CONN-POST-TP-SKT CONN-DIN TYPE	A2	S1- S39	2	3101-2603	SW-PB SPST NO
A1 A1	J14 RA1	7	1252-0027 1810-0325	CONN-DIN TYPE R-NETWORK DIP	A2	W1:	0	08175-61604	CBL RIBBON 20CON
A1 A1	RA2 RA3	2	1810-0325 1810-0325	R-NETWORK DIP R-NETWORK DIP	A10	08175	-66		AY-PWR SPPLY
A1 A1	RA4 RA5	222	1810-0325 1810-0325	R-NETWORK DIP R-NETWORK DIP R-NETWORK DIP	A10 A10 A10	C2 C3 C4	1 7 7 4 8	0160-4962 0180-3687 0180-3687 0160-4048 0160-5347	C-F 1.0UF 200V C-F 1000UF 200V C-F 1000UF 200V C-F .022UF 250V C-F 1UF 10% 400V
A1 A1	RA7 RA8	2	1810-0325 1810-0325	R-NETWORK DIP R-NETWORK DIP	A10 A10		6	0160-5347	C-F 1.5UF 10%
A2	08175	-66	502 BD	AY-KEY	A10 A10 A10 A10	C7 C8 C9	6 5 9 9	0160-6054 0140-0180 0160-4209 0160-4209	C-F 1.5UF 10% C-F .002UF 300V C-F .010UF 20% C-F .010UF 20%
A2 A2 A2 A2	CR1 CR2 CR3 CR4	5 5 5 5	1990-0485 1990-0485 1990-0485 1990-0485	LED VISIBLE GRN LED VISIBLE GRN LED VISIBLE GRN LED VISIBLE GRN	A10 A10 A10 A10	C12 C13 C14	9330	0180-2946 0180-0291 0180-0291 0160-4812	C-F 330UF 35V AL C-F 1UF 35V C-F 1UF 35V C-F 220PF 100V5%
A2 A2 A2 A2 A2	J21 J22 J23 J24 J25	00000	8159-0005 8159-0005 8159-0005 8159-0005 8159-0005	RES ZERO OHMS	A10 A10 A10 A10 A10	C16 C17 C18	4 43333	0160-4808 0160-4808 0180-0291 0180-0291 0180-0291	C-F 470PF 100V C-F 470PF 100V C-F 1UF 35V C-F 1UF 35V C-F 1UF 35V
A2 A2	J26 J27	0	8159-0005 8159-0005	RES ZERO OHMS RES ZERO OHMS	A10	C20	2	0160-4426	C-F .01UF 1%
A2 A2 A2 A2 A2	MP1 MP2 MP3 MP4 MP5	13942	5041-2781 5041-4531 5041-4529 5041-4532	KEY CAP-SYSTEM KEY, HALF CNTL KEY, HALF TIMING KEY, HALF OUTPUT	A10 A10 A10 A10 A10	C22 C23 C24	33399	0180-0291 0180-0291 0180-0291 0160-4209 0160-4209	C-F 1UF 35V C-F 1UF 35V C-F 1UF 35V C-F .010UF 20% C-F .010UF 20%
A2 A2 A2 A2 A2 A2	MP6 MP7 MP8 MP9 MP10	26545	5041-4530 5041-1693 5041-2778 5041-0903 5041-2784 5041-2785	PRGM CAP KEY CAP-NEXT KEY CAP D KEY CAP-E KEY CAP-F	A10 A10 A10 A10 A10	C28 C29 C30	9 6 2 9 9	0160-4209 0160-0155 0160-4822 0160-4209 0160-4209	C-F .010UF 20% C-F 3300PF PLAST C-F 1000P 100V C-F .010UF 20% C-F .010UF 20%
A2 A2 A2 A2 A2	MP11 MP12 MP13 MP14 MP15	7 5 2 3 4	5041-4535 5041-2777 5041-0900 5041-0901 5041-0902	KEY, HALF START KEY CAP-PREV KEY CAP A KEY CAP B C CAP	A10 A10 A10 A10	C33 C34 C35 C36	3 3 7 9 0	0180-0291 0180-0291 0160-4819 0160-4209 0180-2690	C-F 1UF 35V C-F 1UF 35V C-F 2200PF 5% C-F 010UF 20% C-F 3 3UF 15V
A2 A2 A2	MP16 MP17 MP18	7 7 8	5041-0905 5041-0913 5041-0914	-CAP KEY CAP 7 KEY CAP 8	A10 A10 A10 A10 A10	C38 C40 C41	1 9 7 7	0160-5746 0160-5728 0160-0164 0160-0164 0180-2704	C-F 0.1UF 20% C-F 1000PF 5% C-F .039UF PLAST C-F .039UF PLAST C-F 5600UF 6.3V
A2 A2 A2 A2 A2	MP19 MP20 MP21 MP22 MP23	5	5041-2789 5041-2783 5041-0910 5041-0911 5041-0912	KEY CAP-STOP KYCP-DON'T CARE KEY CAP 4 KEY CAP 5 KEY CAP 6	A10 A10 A10 A10	C44 C45 C46	7 7 7 2 2	0180-2704 0160-4819 0160-4819 0180-2733 0180-2733	C-F 5600UF 6.3V C-F 2200PF 5% C-F 2200PF 5% C-F 470UF 25V C-F 470UF 25V

DEEEDENOS	<u> </u>	С	H-P PART	DECORTE	DEEDE	<u> </u>	_	U D DART	DE0000
REFERENCE DESIGNATO		Ď	NUMBER	DESCRIPTION	REFEREN DESIGNA		CD	H-P PART NUMBER	DESCRIPTION
A10 C4 A10 C5 A10 C5 A10 C5 A10 C5	19 50 51 52	22555	0180-2733 0180-2733 0180-0582 0180-0582 0180-0582	C-F 470UF 25V C-F 470UF 25V C-F 270UF 40V C-F 270UF 40V	A10 N A10 N A10 N	MP12 MP13 MP14 MP15 MP17 MP18	7 8 8 4 2 4	08175-01102 08175-01103 08175-01103 08175-00169 08175-04101 08175-21701	HEATS DUAL HEATS ANGLE HEATS ANGLE BRACKET POWER COVER SAFETY BUSHING PWR SPLY
A10 C5 A10 C5 A10 C5	54	9 2	0180-0582 0180-2733 0160-0174 0160-5747	C-F 270UF 40V C-F 470UF 25V C-F .47UF 25VCER C-F 0.047UF 20%	A10 N A10 N	4P19 4P20	1	08175-45401 08175-45401	INSULATOR 3XTO-3 INSULATOR 3XTO-3
A10 CR A10 CR A10 CR A10 CR A10 CR	2 23 24	3 1 1 9 5	1906-0224 1901-0719 1901-0719 1906-0006 1901-0028	DIO-FW BRDG 600V DIO-PWR 400V 3A DIO-PWR 400V 3A DIO MULT SI 400 DIO 400C 75A	A10 C A10 C A10 C	21 22 23 24 25 26	669662	1854-0963 1854-0963 1853-0281 1854-0583 1854-0583 1854-0828	XSTR NPN XSTR NPN XSTR SI 2907A XSTR MPS A18 XSTR MPS A18 XSTR NPN S T220
	8	33333	1901-0050 1901-0050 1901-0050 1901-0050 1901-0050	DIO SW 80V 200MA DIO SW 80V 200MA DIO SW 80V 200MA DIO SW 80V 200MA DIO SW 80V 200MA	A10 F A10 F A10 F	R3 R4 R5 R6	7 7 8 0	0757-0367 0757-0367 0698-3615 0757-0394 0757-0394	R-F 100K 1% .5W R-F 100K 1% .5W R-F 47 5% R-F 51.1 1% R-F 51.1 1%
A10 CR A10 CR A10 CR A10 CR	13 14 15 16	33333	1901-0050 1901-0050 1901-0050 1901-0050 1901-0050	DIO SW 80V 200MA DIO SW 80V 200MA DIO SW 80V 200MA DIO SW 80V 200MA DIO SW 80V 200MA	A10 F A10 F A10 F	R8 R9 R10 R11 R12	89788	0757-0384 0757-0442 0757-0280 0698-3178 0698-3178	R-F 20 1% 125W R-F 10K1% 125W R-F 1K 1% 125W R-F 487 1% 125W R-F 487 1% 125W
A10 CR A10 CR A10 CR	17 18 19 20 21	4 7 0 6 6	1906-0051 1906-0278 1906-0239 1906-0079 1906-0079	DIO-FW BRDG 100V DIODES DIO-CR-RECT 45V DIO-FW BRDG 10A DIO-FW BRDG 10A	A10 F A10 F A10 F	R13 R14 R15 R16 R17	4 4 9 0 3	0757-0801 0757-0801 0757-0442 0698-4483 0757-0280	R-F 150 1% .5W R-F 150 1% .5W R-F 10K1% .125W R-F 18 .7K1% .125W R-F 1K 1% .125W
A10 CR A10 CR A10 CR	23 24 25	7 7 7 7	1901-0731 1901-0731 1901-0731 1901-0731 1901-0731	DIO-PWR 400V 1A DIO-PWR 400V 1A DIO-PWR 400V 1A DIO-PWR 400V 1A DIO-PWR 400V 1A	A10 F A10 F A10 F	R18 R19 R20 R21 R22	6 3 1 7 1	0757-0465 0757-0199 0757-0288 2100-3211 0698-3155	R-F 100K1% .125W R-F 21.5K1% R-F 9.09K 1%.125 R-TRMR 1K 10% R-F 4.64K 1%.125
	28	3	1901-0050 1901-0050	DIO SW 80V 200MA DIO SW 80V 200MA	A10 F	R23 R24	3	0757-0442 0757-0462	R-F 10K1% .125W R-F 75K1% .125W
A10 DS A10 DS		8	1990-0652 1990-0485	LED LED VISIBLE GRN	A10 F	R25 R26 R27	8	0757-0281 0757-0442 0757-0459	R-F 2.74K 1% R-F 10K1% .125W R-F 56.2K1%
A10 E1 A10 E2		8	1970-0050 1970-0050	TUBE, VOLTAGE PRO TUBE, VOLTAGE PRO	A10 F	R28 R29	7	0757-0440 0757-0440	R-F 7.5K 1%.125W R-F 7.5K 1%.125W
A10 F1		2	2110-0055	FUSE 4 AMP NB	AIO F	R30 R31 R32	8	0757-0283 0757-0459 0698-3454	R-F 2K1% .125W F R-F 56.2K1% R-F 215K1% .125W
A10 FL A10 J1		2	9135-0255	FILTER+LINE 3X32 PLUG	A10 F	R33 R34	3	0757-0280 0757-0280	R-F 1K 1% .125W R-F 1K 1% .125W
A10 J2 A10 J3		2 6	1251-7799 1251-7826	3X32 PLUG CONN-POST 2 CONT	A10 F	R35 R36	0 7	0757-0419 0757-0416	R-F 681 1% .125W R-F 511 1% .125W
A10 L1 A10 L2 A10 L3 A10 L4 A10 L5		2 1 5 5 4	9100-4192 9140-0624 9100-1612 9100-1612 08175-61103	XFMR-BALN IDCTR 270UH 10% COIL CHOKE 33UH COIL CHOKE 33UH CHOKE 43uH 28A	A10 F A10 F A10 F	R37 R38 R39 R40 R41	9	0757-0288 2100-0554 0757-0442 0698-3603 0698-3603	R-F 9.09K 1%.125 R-V 500 10% .5W R-F 10K1% .125W R-F 12 5% 2W MO
A10 L6 A10 L7 A10 L8	'	5 6 7	08175-61104 08175-61105 08175-61106	CHOKE 43uH 8A CHOKE 2X330 uH CHOKE 2X1,3mH	A10 F A10 F	R42 R43	5 2	0757-0795 0757-0809	R-F 12 5% 2W MO R-F 75 1% 5W MF R-F 332 1% 5W
A10 MP A10 MP A10 MP A10 MP	1 2 3 5 5	1 1 4 6	1205-0210 1205-0210 08175-01109 1205-0489	HT-SINK SEMICON HT-SINK SEMICON HEATSINK HEAT SINK-6021BS	A10 F A10 F A10 F A10 F	R45 R46 R47 R48	66225	0698-4421 0698-4421 0698-4435 0698-4435 2100-0554	R-F 249 1% .125W R-F 249 1% .125W R-F 2.49K1% R-F 2.49K1% R-V 500 10% .5W
	7 9 10	6 6 9 2 6	1205-0489 1205-0489 1205-0490 1205-0295 1205-0489	HEAT SINK-6021BS HEAT SINK-6021BS HEAT SINK HEAT-SINK HEAT-SINK-6021BS	A10 F A10 F A10 F	R49 R50 R51 R52 R53	5 0 7 7	2100-0554 0698-4417 0698-4417 0698-3151 0698-3151	R-V 500 10% .5W R-F 174 1% .125W R-F 174 1% .125W R-F 2.87K1% R-F 2.87K1%
6-8					A10 N	MP21 MP22	3 9	2110-0642 2110-0565	HOLDER FUSE CAP FUSEHOLDR/UL

REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION	REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION
A10 R54 A10 R55 A10 R56 A10 R57 A10 R58	5 5 3 0 7	2100-0554 2100-0554 0811-1224 0699-0124 0699-0858	R-V 500 10% .5W R-V 500 10% .5W R-F 3 5% 3W R-F 10.2K .1% R-F 13K .1% .125	A10 U10 A10 U11 A10 U12 A10 U13 A10 U14	6 9 7 9 7	1826-0748 1826-0527 1826-0393 1826-0527 1826-0393	IC LM 250K STEEL IC LM337T IC LM317T IC LM337T IC LM317T
A10 R59 A10 R60	0	0811-2568 0757-0443 0757-0407	R-F 1 1% 3W R-F 11K1% .125W R-F 200 1% .125W	A10 VR1	7	1902-0953	DIO ZNR 6.2V
A10 R67 A10 R68 A10 R69	6 1 1	0698-3155 0698-3155	R-F 4.64K 1%.125 R-F 4.64K 1%.125	A20 08175-	665	520 BD	AY-CPU
A10 R70 A10 R71 A10 R72	9 2 6	0757-0476 0757-0453 0698-4421	R-F 301K 1% :125 R-F 30.1K1% :125W R-F 249 1% :125W	A20 B1 A20 BT1	5 6	9164-0173 1420-0251	ALARM AUDIBLE BATTERY-NICAD
A10 R73 A10 R74	5	0698-4435 2100-0554	R-F 2.49K1% R-V 500 10% .5W	A20 C101 A20 C102 A20 C103	8 8 5	0160-6080 0160-6080 0180-1746	C-F .068UF 50VDC C-F .068UF 50VDC C-F 15UF 20V TA
A10 R75 A10 R76 A10 R77 A10 R78	0 0 0 1	0698-4425 0698-4425 0698-4425 0757-0741	R-F 1.54K1% R-F 1.54K1% R-F 1.54K1% R-F 2.43K1% .25W	A20 C104 A20 C105	8	0180-1746 0160-6080	C-F 15UF 20V TA C-F .068UF 50VDC
A10 R80	1 9	0757-0741	R-F 2.43K1% .25W	A20 C106 A20 C107 A20 C108	8 8 8	0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC
A10 RA1 A10 RA2	6		R-NETWORK 8X4.7K R-NETWORK 8X4.7K	A20 C109 A20 C110	8	0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VD'
A10 RA3 A10 RA4 A10 RA5	1 1 4	1810-0316 1810-0316	R-NETWORK 8X10K R-NETWORK 8X10K R-NETWORK 8X100K	A20 C200 A20 C201 A20 C203 A20 C204	8 8 8	0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC
A10 RT1 A10 RT2 A10 RT3 A10 RT4	2 4 2 2	0837-0263	THNS-SRG PTCTR THMS-SRG PTCTR THNS-SRG PTCTR THNS-SRG PTCTR	A20 C205 A20 C300 A20 C302 A20 C305	8 2 8 8	0160-6080 0180-2692 0160-6080 0160-6080	C-F .068UF 50VDC C-F 68UF 15V TA C-F .068UF 50VDC C-F .068UF 50VDC
A10 RV1 A10 RV2 A10 RV3	0 0 7	0837-0120	VARISTOR 130VAC VARISTOR 130VAC SUPPRESSOR-VOLT	A20 C306 A20 C307 A20 C308	5 8 8	0180-2207 0160-6080 0160-6080	C-F 100UF 10V C-F .068UF 50VDC
A10 S1 A10 S2 A10 S3 A10 S4	4 7 2 2	3101-2608	SW-PB DPDT 5A SWITCH-SLIDE SW-THRM +110C 6A SW-THRM +110C 6A	A20 C309 A20 C310 A20 C311 A20 C312	8888	0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC
A10 T1 A10 T2 A10 T3 A10 T4 A10 T5	6 2 3 3 7	08175-61101 08175-61102 08175-61102	XFMR PWR XFMR PWR SWITCH XFMR BASE DRIVE XFMR BASE DRIVE XFMR	A20 C313 A20 C314 A20 C315 A20 C316 A20 C401 A20 C402	8 8 8 8	0160-6080 0160-6080 0160-6080 0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC
A10 TP2 A10 TP3 A10 TP5 A10 TP5 A10 TP6	2 2 2	1251-0628 1251-0628 1251-0628	CONN POST TP SKT CONN POST TP SKT CONN POST TP SKT CONN POST TP SKT CONN POST TP SKT	A20 C403 A20 C404 A20 C405 A20 C406 A20 C407	8 8	0160-6080 0160-6080 0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC
A10 TP7 A10 TP8 A10 TP9 A10 TP1 A10 TP1	0 2	1251-0628 1251-0628 1251-0628	CONN POST TP SKT CONN POST TP SKT CONN POST TP SKT CONN POST TP SKT CONN POST TP SKT	A20 C408 A20 C409 A20 C410 A20 C411 A20 C412	8	0160-6080 0160-6080 0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC
A10 TP1	2 2	1251-0628 1826-0565	CONN POST TP SKT	A20 C413 A20 C414	Ř	0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC
A10 U2 A10 U3 A10 U4	977	1820-2111 1826-0161	IC 512494CN IC 5N75468N IC 324 IC 3423	A20 C501 A20 C502 A20 C600	8	0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC
A10 U5 A10 U6 A10 U7 A10 U8 A10 U9	703	1826-1245 1826-0315 1826-0147	IC 3423 IC LIN 7L7702A IC 348 IC MC7812CT IC MC1404U5	A20 C601 A20 C602 A20 C603 A20 C604 A20 C605	8 8	0160-6080 0160-6080 0160-6080 0160-6080 0160-6080	C-F 068UF 50VDC C-F 068UF 50VDC C-F 068UF 50VDC C-F 068UF 50VDC C-F 068UF 50VDC

REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION	REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION
A20 C606 A20 C607 A20 C608 A20 C609 A20 C610	88858	0160-6080 0160-6080 0160-6080 0180-1746 0160-6080	C-F 068UF 50VDC C-F 068UF 50VDC C-F 068UF 50VDC C-F 15UF 20V TA C-F 068UF 50VDC	A20 RA208 A20 RA303 A20 RA402 A20 RA404 A20 RA602	8 4 1	1810-0316 1810-0470 1810-0533 1810-0316 1810-0316	R-NETWORK 8X10K R-NETWORK 8X2.2K R-NETW 33.0 OHM R-NETWORK 8X10K R-NETWORK 8X10K
A20 C611 A20 C612 A20 C613 A20 C701	8 8 8 7	0160-6080 0180-0197 0160-6080 0160-5742	C-F .068UF 50VDC C-F 2.2UF 20V C-F .068UF 50VDC C-F 27PF 5% 100V	A20 RA603 A20 RT701 A20 S701		1810-0470 0837-0050 3101-2094	R-NETWORK 8X2.2K THMS 1K DIS SW DIP 8ROCKER
A20 C702 A20 C703 A20 C704 A20 C705 A20 C706 A20 C707	7 88888	0160-5742 0160-6080 0160-6080 0160-6080 0160-6080	C-F 27PF 5% 100V C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A20 U101 A20 U102 A20 U103 A20 U104 A20 U105	69374	1820-2861 1820-1197 1820-2701 1820-1997 1820-1209	IC 74F138 P IC SN74LS00N IC 74F374PC IC SN74LS374N IC SN74LS 38 N
A20 C708 A20 C709 A20 C710 A20 C711	8888	0160-6080 0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A20 U106 A20 U107 A20 U108 A20 U109 A20 U110	8 9 0 1 2	08175-13702 08175-13703 08175-13704 08175-13705 08175-13706	E-PROM 3 E-PROM 4 E-PROM 5 E-PROM 6 E-PROM 7
A20 CR201 A20 CR202 A20 CR203 A20 CR301 A20 CR600	999	1901-0535 1901-0535 1901-0535 1901-0535 1901-1098	DIO SCHOT HP2311 DIO SCHOT HP2311 DIO SCHOT HP2311 DIO SCHOT HP2311 DIO-1N4150 50V	A20 U111 A20 U202 A20 U203 A20 U204 A20 U205	34344	08175-13707 1826-0639 1826-0639 1826-0639 1826-0853	E-PROM 8 D/A 8-BIT IC 348 D/A 8-BIT IC REF-01HJ
A20 J3 A20 J4 A20 J201 A20 J202 A20 J204	22024	1251-7799 1251-7799 1251-3109 1251-7666 1200-0487	3X32 PLUG 3X32 PLUG CONN POST-TP-HDR CONN-POST 16 PIN SKT IC 16CONT	A20 U206 A20 U209 A20 U210 A20 U211 A20 U212	43672	1826-0639 1820-2024 08175-13700 08175-13701 1818-3183	D/A 8-BIT IC SN74LS244N E-PROM 1 E-PROM 2 IC HM6264LP-15
A20 J205 A20 L201 A20 L202	3	1251-7162 9100-1641 9100-1617	CONN HPIB COIL CHOKE 240UH IDCTR 3 9UH 10%	A20 U213 A20 U214 A20 U215 A20 U216 A20 U217	22233	1818-3183 1818-3183 1818-3183 1820-1216 1858-0053	IC HM6264LP-15 IC HM6264LP-15 IC HM6264LP-15 IC SN74LS138N XSTR ARY 14P-DIP
A20 M246 A20 MP3 A20 MP4 A20 Q100	4 7 3 4	1251-7999 08175-21704 08175-26106 1853-0400	COVER DUST CONN BUSHING SHORT PC PIN XSTR DARL MPSA64	A20 U300 A20 U301 A20 U303 A20 U304	3633	1820-1208 1820-1144 1820-1216 1820-2701	IC SN74LS32N IC SN74LS02N IC SN74LS138N IC 74F374PC
A20 R101 A20 R102 A20 R201 A20 R202 A20 R203	66066	0757-0283 2100-3103 0698-3279 0698-6360 0698-6360	R-F 2K1% .125W F R-VAR 10K 10% R-F 4.99K1%	A20 U305 A20 U306 A20 U307 A20 U308 A20 U309 A20 U310	3 54969	1820-1216 1820-2795 1820-2075 1820-1238 1820-1730 1820-1238	IC SN74LS138N IC 74F244PC IC SN74LS245N IC-SN74LS253N IC SN74LS273N IC-SN74LS253N
A20 R205 A20 R209 A20 R210 A20 R302 A20 R401	58893	0698-4123 0698-7229 0698-7229 0757-0418 0757-0389	R-F 499 1% 125W R-F 511 1% 05W R-F 511 1% 05W R-F 619 1% 125W R-F 33 2 1%	A20 U311 A20 U312 A20 U313 A20 U314 A20 U315	69669	1820-1730 1820-1238 1820-1730 1820-2861 1820-1197	IC SN74LS273N IC-SN74LS253N IC SN74LS273N IC 74F138 P IC SN74LS00N
A20 R403 A20 R405 A20 R601 A20 R700 A20 R702	31386	0757-0389 0698-7660 0757-0389 0698-3615 0757-0283	R-F 33.2 1% R-F 61.9 1% .25W R-F 33.2 1% R-F 47.5% R-F 2K1% .125W F	A20 U316 A20 U317 A20 U318 A20 U319 A20 U320	7 7 7 8 8	1820-2763 1820-2763 1820-2911 1820-2102 1820-2102	IC 74F258PC IC 74F258PC IC MC68B29 IC SN74LS373N IC SN74LS373N
A20 R703 A20 R704 A20 R707 A20 R708 A20 R709	6 6 6 6 6	0757-0283 0757-0283 0757-0465 0757-0280 0757-0407	R-F 2K1% 125W F R-F 2K1% 125W F R-F 100K1% 125W R-F 1K 1% 125W R-F 200 1% 125W	A20 U321 A20 U322 A20 U401 A20 U402 A20 U403	7 6 9 5	1820-2854 1820-2506 1820-1197 1820-1197 1820-2688	IC 68B09E IC 74F 04P IC SN74LS00N IC SN74LS00N IC 74F11PC
A20 R710 A20 RA100 A20 RA206 A20 RA207	1	0757-0280 1810-0316 1810-0316 1810-0316	R-F 1K 1% .125W R-NETWORK 8X10K R-NETWORK 8X10K R-NETWORK 8X10K	A20 U404 A20 U405 A20 U406 A20 U407 A20 U408	9 7 7	1820-1204 1820-1204 1818-3005 1818-3005 1818-3005	IC SN74LS20N IC SN74LS20N IC HM4864P-2 IC HM4864P-2 IC HM4864P-2

REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION	REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION		
A20 U409 A20 U410 A20 U411 A20 U412 A20 U413	7 7 7 7	1818-3005 1818-3005 1818-3005 1818-3005 1818-3005	IC HM4864P-2 IC HM4864P-2 IC HM4864P-2 IC HM4864P-2 IC HM4864P-2	A20 Z6 A20 Z7 A20 Z8 A20 Z10 A20 Z11	1 1 7 7	1200-0567 1200-0567 1200-0567 1200-0654 1200-0654	SOCKET IC 28 PIN SOCKET IC 28 PIN SOCKET IC 28 PIN SOCKET IC 40-CON SOCKET IC 40-CON		
A20 U414 A20 U415 A20 U416 A20 U417 A20 U418	2 2 6 0 6	1820-1439 1820-1439 1820-2853 1820-1445 1820-2150	IC SN74LS258AN IC SN74LS258AN IC MC68A45L IC SN74 LS375N IC-8279-5	A20 Z12 A20 Z13 A20 Z14 A20 Z15	7 7 7 7	1200-0654 1200-0654 1200-0654 1200-0654	SOCKET IC 40-CON SOCKET IC 40-CON SOCKET IC 40-CON SOCKET IC 40-CON		
A20 U419	3	1820-1216	IC SN74LS138N	A30 08175-66530 BD AY-CLOCK					
A20 U420 A20 U501 A20 U502 A20 U503 A20 U504	8 6 6 4 3	1820-1451 1820-1730 1820-1730 1820-2075	IC SN74S38N IC SN74LS273N IC SN74LS273N IC SN74LS245N IC SN74LS244N	A30 C1 A30 C2 A30 C3 A30 C4 A30 C8	88888	0160-5735 0160-5730 0160-6080 0160-6080 0160-6080	C-F 10PF 0.5PF C-F 100PF 5% C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC		
A20 U505 A20 U506 A20 U507 A20 U508 A20 U509	3360 6	1820-2701 1820-2024 1820-1730 1818-3074	IC 74F374PC IC SN74LS244N IC SN74LS273N IC-AM9233 CPC IC SN74LS08N	A30 C9 A30 C10 A30 C11 A30 C12	88882	0160-6080 0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .15PF 5% 100V		
A20 U510 A20 U511 A20 U512 A20 U600	5 4 8 3	1820-2696 1820-2687 1820-1112 1820-2024	IC 74F175PC IC 74F10PC IC SN74LS74AN IC SN74LS244N	A30 *C19 A30 C40 A30 C41 A30 C47 A30 C48	8 3 9 9	0160-5739 0160-6080 0160-5730 0160-5744 0160-5744	C-F .068UF 50VDC C-F 100PF 5% C-F 56PF 5% 100V C-F 56PF 5% 100V		
A20 U601 A20 U602 A20 U603 A20 U604 A20 U605	06038	1820-1198 1820-1730 1820-1198 1820-2024 1820-1112	IC SN74LS03N IC SN74LS273N IC SN74LS03N IC SN74LS244N IC SN74LS74AN	A30 C49 A30 C50 A30 C51 A30 C52 A30 C53	8 8889	0160-6080 0160-6080 0160-6080 0160-6080 0160-4382	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F 3.3PF		
A20 U606 A20 U607 A20 U608 A20 U609 A20 U610		1820-1278 1820-2763 1820-2096 1820-2763 1820-2096	IC SN74LS191N IC 74F258PC IC SN74LS393N IC 74F258PC IC SN74LS393N	A30 C54 A30 C55 A30 C56 A30 C57 A30 C57	0 0 9 0 0	0121-0515 0160-3872 0160-4382 0121-0515	C-VAR 2-8PF C-F 2.2 PF 200V C-F 3.3PF C-VAR 2-8PF C-F 2.2 PF 200V		
A20 U611 A20 U612 A20 U613 A20 U614 A20 U615	1 8	1820-2024 1820-1457 1820-2692 1820-1112 1820-2684	IC SN74LS244N IC-SN74S299N IC 74F86PC IC SN74LS74AN IC 74F00PC	A30 C59 A30 C60 A30 C61 A30 C62	9 988	0160-3872 0160-5736 0160-5736 0160-6080 0160-6080	C-F 22PF 5% 100V C-F 22PF 5% 100V C-F .068UF 50VDC C-F .068UF 50VDC		
A20 U616 A20 U617 A20 U618 A20 U701 A20 U702	9 5	1826-0147 1820-2604	IC SN74LS74AN IC 74F00PC IC MC7812CT IC 9513 IC 9914	A30 C63 A30 C64 A30 C66 A30 C67 A30 C68	8 8 1 1 8	0160-6080 0160-6080 0160-5746 0160-5746 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F 0.1UF 20% C-F 0.1UF 20% C-F .068UF 50VDC		
A20 U703 A20 U704 A20 U709 A20 U709 A20 U710	8 2 6 7	1820-3431 1820-3518 1820-2506 1820-1210 1820-2696	IC DS75160AN IC DS75162AN IC 74F 04P IC-SN74LS51N IC 74F175PC	A30 C69 A30 C70 A30 C71 A30 C72 A30 C73	3 3 4 8 8	0160-5730 0160-5730 0180-0094 0180-0197 0180-0197	C-F 100PF 5% C-F 100PF 5% C-F 100UF 25V C-F 2 2UF 20V C-F 2 2UF 20V		
A20 U711 A20 U712 A20 U713 A20 U714 A20 U715	2 5 0 2	1820-1158 1820-2696 1820-2691	IC SN74S" 1N IC 74F175PC IC 74F74PC IC 74F02PC IC 74F00PC	A30 C74 A30 C75 A30 C76 A30 C77 A30 C78	8 8 9 9 2	0180-0197 0160-6080 0160-5728 0160-5728 0180-1743	C-F 2.2UF 20V C-F .068UF 50VDC C-F 1000PF 5% C-F 1000PF 5% C-F .1UF 35V TA		
A20 U716 A20 U717 A20 Y601 A20 Y701	8 8	1820-2701 1858-0058 0410-1552	IC 74F374PC XSTR QUAD PNP QUARTZ 3.6860MHZ XTAL-CLK-OSC 40	A30 C79 A30 C80 A30 C81 A30 C82 A30 C90	6 9 8 8 9	0160-3456 0160-5728 0160-6080 0160-6080 0160-5744	C-F 1000PF 1000V C-F 1000PF 5% C-F .068UF 50VDC C-F .068UF 50VDC C-F 56PF 5% 100V		
A20 Z1 A20 Z2 A20 Z3 A20 Z4 A20 Z5	1 1 1 1 1	1200-0567 1200-0567 1200-0567 1200-0567 1200-0567	SOCKET IC 28 PIN SOCKET IC 28 PIN SOCKET IC 28 PIN SOCKET IC 28 PIN SOCKET IC 28 PIN	A30 C91 A30 *C95 A30 C99 A30 C100 A30 C101			C-F 56PF 5% 100V C-F 2.2 PF 200V C-F 22PF 5% 100V C-F 100UF 25V C-F 068UF 50VDC		

REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION	REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION
A30 C102 A30 C103 A30 C104 A30 C105 A30 C106	8 8 8 8	0160-6080 0160-6080 0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A30 K80 A30 L60 A30 L61 A30 L62 A30 L100	4 5 7 0	0490-1079 9140-0131 9140-0131 9100-3149 9170-0894	RELAY REED COIL-FXD 10MH COIL-FXD 10MH COIL 220UH 10% CORE MAGNETIC
A30 C107 A30 C108 A30 C109 A30 C110 A30 C111	8 8 8 8	0160-6080 0160-6080 0160-6080 0160-6080 0160-6080	C-F 068UF 50VDC C-F 068UF 50VDC C-F 068UF 50VDC C-F 068UF 50VDC C-F 068UF 50VDC	A30 L101 A30 L102 A30 L103 A30 L104 A30 L105	0 0000	9170-0894 9170-0894 9170-0894 9170-0894 9170-0894	CORE MAGNETIC CORE MAGNETIC CORE MAGNETIC CORE MAGNETIC CORE MAGNETIC CORE MAGNETIC
A30 C200 A30 C201 A30 C202 A30 C203 A30 C204	4 8 8 8	0180-0094 0160-6080 0160-6080 0160-6080 0160-6080	C-F 100UF 25V C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A30 MP5 A30 MP6 A30 MP13	7 3 8	08175-21704 08175-26106 08175-04107	BUSHING SHORT PC PIN CLOCK COVER
A30 C205 A30 C206 A30 C207	8 8 8	0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A30 Q50 A30 Q51 A30 Q80	1 1	1853-0036 1854-0215 1854-0215	XSTR SI 2N3906 XSTR SI 2N3904 XSTR SI 2N3904
A30 C208 A30 C209 A30 C210 A30 C211	8 8 8	0160-6080 0160-6080 0160-6080 0160-6080	C-F 068UF 50VDC C-F 068UF 50VDC C-F 068UF 50VDC C-F 068UF 50VDC	A30 R1 A30 R2 A30 R3 A30 R4 A30 R6	0 0 9 2 8	0698-4483 0757-0443 0757-0442 0698-4443 2100-3759	R-F 18.7K1%.125W R-F 11K1% .125W R-F 10K1% .125W R-F 4.53K1% R-TRMR 2K 10%
A30 C212 A30 C213 A30 C214 A30 C215	8 8 8	0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A30 R7 A30 R8 A30 R10 A30 R11	3 8 0 6	0757-0280 0698-3136 2100-0567 0757-0407	R-F 1K 1% .125W R-F 17.8K1% R-TRMR 2K 10% R-F 200 1% .125W
A30 C216 A30 C217 A30 C218 A30 C219	8 8 8	0160-6080 0160-6080 0160-6080 0160-4574	C-F 068UF 50VDC C-F 068UF 50VDC C-F 068UF 50VDC C-F 1000PF 10%	A30 R12 A30 R13 A30 R14	6 6 9	0757-0407 0757-0407 0757-0278	R-F 200 1% .125W R-F 200 1% .125W R-F 1.78K1%
A30 CR50 A30 CR51 A30 CR52 A30 CR53 A30 CR59	1 1 1 1	1901-1098 1901-1098 1901-1098 1901-1098 1901-1098	DIO-1N4150 50V DIO-1N4150 50V DIO-1N4150 50V DIO-1N4150 50V DIO-1N4150 50V	A30 R15 A30 R16 A30 R17 A30 R18 A30 R19	1 0 3 6 7	0698-3155 0757-0443 0757-0454 0698-3225 0698-7236	R-F 4.64K 1%.125 R-F 11K1% .125W R-F 33.2K1%.125W R-F 1.43K1% R-F 1K 1% .05W
A30 CR60 A30 CR61 A30 CR62 A30 CR64 A30 CR65	1 1 9 4 4	1901-1098 1901-1098 1901-0535 0122-0161 0122-0161	DIO-1N4150 50V DIO-1N4150 50V DIO SCHOT HP2311 DIODE-VVC DIODE-VVC	A30 R20 A30 R21 A30 R23 A30 R24 A30 R25	7 0 5 0 8	0757-0408 0757-0419 0757-0349 2100-0567 0757-0441	R-F 243 1% 125W R-F 681 1% 125W R-F 22 6K1% 125W R-TRMR 2K 10% R-F 8 25K1%
	4 4 1 1 7	0122-0161 0122-0161 1901-1098 1901-1098 1901-0731	DIODE-VVC DIODE-VVC DIO-1N4150 50V DIO-1N4150 50V DIO-PWR 400V 1A	A30 R30	6 8 2 4	0757-0449 0698-3540 0757-0433 0757-0180 0757-0281	R-F 20K1% .125W R-F 15.4K1% R-F 3.32K1% R-F 31.6 1% R-F 2.74K 1%
A30 CR100 A30 CR101 A30 CR200 A30 CR201	9	1901-0535 1901-0535 1901-1098 1901-1098	DIO SCHOT HP2311 DIO SCHOT HP2311 DIO-1N4150 50V DIO-1N4150 50V	A30 R31 A30 R32 A30 R33 A30 R34 A30 R35	5 7 2 6 8	0698-4462 0698-4399 0698-3437 0757-0449 0698-3540	R-F 768 1% .125 R-F 88.7 1% .125W R-F 133 1% .125W R-F 20K1% .125W R-F 15.4K1%
A30 DL1 A30 DL2	7 3	08175-61601 1810-0730	DELAY LINE AY DELAY LINE	A30 R36 A30 R37	8 2	0757-0433 .0757-0180	R-F 3.32K1% R-F 31.6 1%
A30 J5 A30 J6 A30 J301 A30 J303	2288	1251-7799 1251-7799 1251-8008 1250-0543	3X32 PLUG 3X32 PLUG CONN-RECT CONN RF M SM-SNP	A30 R38 A30 R39 A30 R40 A30 R41	4 5 7 2	0757-0281 0698-4462 0698-4399 0698-3437	R-F 2.74K 1% R-F 768 1% .125 R-F 88.7 1% .125W
A30 J304 A30 J305 A30 J306 A30 J307	800	1250-0543 1250-0543 1251-7705 1251-7705	CONN RF M SM-SNP CONN RF M SM-SNP CONN-POST 28CONT CONN-POST 28CONT	A30 R42 A30 R43 A30 R44 A30 R45	2 6 7 6	0757-0407 0757-0407 0757-0407 0698-4422 0757-0407	R-F 200 1% .125W R-F 200 1% .125W R-F 1.27K1% R-F 200 1% .125W
A30 J308 A30 J309 A30 J310 A30 J311 A30 J312	၁၀၀ ၀၀၀	1251-3702 1251-3702 1251-3702 1251-3702 1251-3702	CONN-POST 3M CONN-POST 3M CONN-POST 3M CONN-POST 3M CONN-POST 3M	A30 R46 A30 R47 A30 R48 A30 R49 A30 R50	7 3 3 7 9	0698-4422 0757-0280 0757-0280 0757-0317 0757-0434	R-F 1.27K1% R-F 1K 1% .125W R-F 1K 1% .125W R-F 1.33K1% R-F 3.65K1%

REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION	REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION
A30 R51 A30 R52 A30 R53	0 3 0	0698-3279 0757-0438 0757-0401	R-F 4.99K1% R-F 5.11K1% R-F 100 1% .125W	A30 RA9 A30 RA10	2	1810-0713 1810-0712	R-NETWORK 10 PIN R-NETWORK 8 PIN
A30 R54 A30 R55	9 9	0757-0442 0757-0442 0757-0442	R-F 10K1% .125W R-F 10K1% .125W R-F 10K1% .125W	A30 RA11 A30 RA12 A30 RA13 A30 RA14	5 6 6	1810-0203 1810-0204 1810-0204 1810-0204	R-NETWORK 7X470 R-NETW 1.0KX7 R-NETW 1.0KX7 R-NETW 1.0KX7
A30 R57 A30 R58 A30 R59 A30 R61	9 0 3 0	0757-0442 0698-4483 0698-3157 2100-0567	R-F 10K1% .125W R-F 18.7K1% .125W R-F 19.6K 1% .125 R-TRMR 2K 10%	A30 RA15 A30 RA16 A30 RA17	1 2	1810-0712 1810-0712 1810-0713	R-NETWORK 8 PIN R-NETWORK 8 PIN R-NETWORK 10 PIN
A30 R62 A30 R63 A30 R64	0 8 8	2100-3214 0757-0409 0757-0409	R-V 100K 10% .5W R-F 274 1% .125W R-F 274 1% .125W	A30 RA18 A30 RA20 A30 RA30	1 1 5	1810-0712 1810-0613 1810-0229	R-NETWORK 8 PIN R-F NET 8-DIP R-NETWORK 7X330
A30 R65 A30 R66	7 7 4	0698-4521 0698-4521 0757-0405	R-F 154K1% 125W R-F 154K1% 125W R-F 162 1% .125W	A30 RA31 A30 RA32 A30 RA33 A30 RA34	5 5 1 2	1810-0229 1810-0229 1810-0712 1810-0713	R-NETWORK 7X330 R-NETWORK 7X330 R-NETWORK 8 PIN R-NETWORK 10 PIN
A30 R68 A30 R69 A30 R70 A30 R71	7 8 0 5	0757-0408 0757-0409 0698-4409	R-F 243 1% .125W R-F 274 1% .125W R-F 127 1% .125W R-F 82.5 1%.125W	A30 RA35 A30 RA36 A30 RA37	8 8 1	1810-1593 1810-1593 1810-0712	NETWORK-RES NETWORK-RES R-NETWORK 8 PIN
A30 R72 A30 R73 A30 R74	3 9 2	0757-0399 0757-0438 0757-0442 0698-3156	R-F 5.11K1% R-F 10K1% .125W R-F 14.7K1%	A30 RA38 A30 RA50 A30 RA52 A30 RA60	1 5 6 2	1810-0712 1810-0229 1810-0337 1810-0713	R-NETWORK 8 PIN R-NETWORK 7X330 R-NETWORK 8X4.7K R-NETWORK 10 PIN
A30 R75 A30 R76 A30 R77 A30 R78	2 1 6 6	0698-3156 0698-3519 0698-3499 0757-0465	R-F 14.7K1% R-F 12.4K1% R-F 40.2K1% R-F 100K1% 125W	A30 RA61 A30 RA62 A30 RA63 A30 RA64	1 5 1	1810-0712 1810-0229 1810-0712 1810-0712	R-NETWORK 8 PIN R-NETWORK 7X330 R-NETWORK 8 PIN R-NETWORK 8 PIN
A30 R79 A30 R80 A30 R81	5 2 6	0698-4496 0757-0453 0757-0415	R-F 45.3K1% R-F 30.1K1%.125W R-F 475 1% .125W	A30 RA80 A30 RA81 A30 RA83	1 8	1810-0713 1810-0712 1810-0272	R-NETWORK 10 PIN R-NETWORK 8 PIN R-NETW 330.0 X9
A30 R82 A30 R83 A30 R84 A30 R85	6 2 2 2 3	0757-0415 0757-0354 0698-3445 0698-3445	R-F 475 1% .125W R-F 3.65K1% .25W R-F 348 1% .125W R-F 348 1% .125W	A30 RA84 A30 RA85 A30 RA86	8 4 1	1810-0272 1810-0385 1810-0712	R-NETW 330.0 X9 R-NETWORK 470X15 R-NETWORK 8 PIN
A30 R86 A30 R87 A30 R88 A30 R89 A30 R90	3 399,23	0757-0280 0757-0438 0757-0442 0757-0442 0757-0429	R-F 1K 1% .125W R-F 5.11K1% R-F 10K1% .125W R-F 10K1% .125W R-F 1.82K1%	A30 RA87 A30 RA89 A30 RA100 A30 RA100 A30 RA200	8	1810-0712 1810-0301 1810-0256 1810-0256 1810-0204	R-NETWORK 8 PIN R-NETWORK 16-PIN ARRAY 1K X 15 ARRAY 1K X 15 R-NETW 1.0KX7
A30 R91 A30 R92 A30 R95 A30 R96	4 3 7	0757-0280 0757-0273 0757-0438 0757-0416		A30 RA201 A30 RA203 A30 RA204 A30 RA205 A30 RA215	2 2 2	1810-0204 1810-0713 1810-0713 1810-0713 1810-0712	R-NETW 1.0KX7 R-NETWORK 10 PIN R-NETWORK 10 PIN R-NETWORK 10 PIN R-NETWORK 8 PIN
A30 R98 A30 R98	3 9	0757-0280 0757-0280 2100-1788	R-F 1K 1% .125W R-F 1K 1% .125W R-VAR 500 .5W CE	A30 RA221 A30 RA223	1	1810-0712 1810-0712	R-NETWORK 8 PIN R-NETWORK 8 PIN
A30 R100 A30 R101 A30 R103 A30 R104	0 0 6 3	0757-0427 0757-0435 0757-0415 0757-0280	R-F 1.5K1% .125W R-F 3.92K1% R-F 475 1% .125W R-F 1K 1% .125W	A30 TP1 A30 TP3 A30 TP4 A30 TP5 A30 TP6	63636	0360-2264 1250-1918 0360-2264 1250-1918 0360-2264	TEST POINT TEST-JACK TEST POINT TEST-JACK TEST POINT
A30 R105 A30 R106 A30 R107 A30 R108	9 3 3	0757-0280	R-F 10K1% .125W R-F 1K 1% .125W R-F 1K 1% .125W	A30 TP7 A30 TP8	9	0360-2264 1250-1918	TEST POINT TEST-JACK
A30 R108 A30 R110 A30 R111 A30 R120 A30 R121	3 2 6 4 0	0757-0438 0698-3601 0757-0415 0757-0405 0698-4392	R-F 5.11K1% R-F 10 5% 2W MO R-F 475 1% .125W R-F 162 1% .125W R-F 71.5 1/8W 1%	A30 TP9 A30 TP10 A30 TP11 A30 TP12 A30 TP13	6 6 6 6 3	0360-2264 0360-2264 0360-2264 0360-2264 1250-1918	TEST POINT TEST POINT TEST POINT TEST POINT TEST POINT TEST-JACK
A30 RA1 A30 RA2 A30 RA3 A30 RA4	7 7 5 2	1810-0338 1810-0338 1810-0203 1810-0713	R-NETW 100X8 DIL R-NETW 100X8 DIL R-NETWORK 7X470 R-NETWORK 10 PIN	A30 TP14 A30 TP15 A30 TP16	6 6 3	0360-2264 0360-2264 1250-1918	TEST POINT TEST POINT TEST-JACK
A30 RA5 A30 RA6 A30 RA7 A30 RA8	2 1 1 5 2	1810-0712 1810-0712 1810-0203 1810-0713	R-NETWORK 8 PIN R-NETWORK 8 PIN R-NETWORK 7X470 R-NETWORK 10 PIN	A30 U1 A30 U2 A30 U3 A30 U5 A30 U7	4 4 9 9 2	1820-3461 1820-3461 1820-2848 1820-2822 1820-3576	IC MC 10H115 P IC MC 10H115 P IC MC10H116P IC MC10H105P IC DIG 10H175

REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION	REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION
A30 U8 A30 U9 A30 U10 A30 U11 A30 U12	2 2 0 0	1820-3576 1816-1462 1816-1462 1820-2956 1820-2956	IC DIG 10H175 IC HM10422 IC HM10422 IC MC10H107P IC MC10H107P	A30 U83 A30 U84 A30 U85 A30 U86 A30 U87	08243	1820-2849 1820-2962 1820-2891 1820-2900 1820-2959	IC MC10H131P IC MC10H103P IC MC10H101P IC MC 10H109P IC MC10H158P
A30 U13 A30 U14 A30 U16 A30 U17 A30 U18	2 0 9 2 0	1820-3576 1820-2849 1820-2848 1820-3576 1820-2823	IC DIG 10H175 IC MC10H131P IC MC10H116P IC DIG 10H175 IC MC10H102P	A30 U88 A30 U89 A30 U90 A30 U92 A30 U93	42493	1826-1281 1820-2891 1820-3461 1820-2848 1820-2157	IC VOLT.REG5V IC MC10H101P IC MC 10H115 P IC MC10H116P IC MC 3450P
A30 U19 A30 U20 A30 U21 A30 U22 A30 U23 A30 U30	0 9 4 9 2	1820-2849 1820-2956 1826-0139 1820-2900 1820-2848 1816-1462	IC MC10H131P IC MC10H107P IC 1458 IC MC 10H109P IC MC10H116P IC HM10422	A30 U94 A30 U100 A30 U101 A30 U102 A30 U103	03324	1820-2823 1820-1216 1820-1216 1820-1281 1820-20.75	IC MC10H102P IC SN74LS138N IC SN74LS138N IC SN74LS139N IC SN74LS245N
A30 U31 A30 U32 A30 U33 A30 U34 A30 U35	23399	1816-1462 1820-2157 1820-2157 1826-0501 1826-0501	IC HM10422 IC MC 3450P IC MC 3450P ANLG MUXR ANLG MUXR	A30 U104 A30 U105 A30 U106 A30 U107 A30 U108	1 1 1 1	1820-1173 1820-1173 1820-1173 1820-1173 1820-1173	IC MC10124L IC MC10124L IC MC10124L IC MC10124L IC MC10124L IC MC10124L
A30 U36 A30 U37 A30 U38 A30 U39 A30 U40	90002	1826-0501 1820-2956 1820-2956 1820-2956 1820-3576	ANLG MUXR IC MC10H107P IC MC10H107P IC MC10H107P IC DIG 10H175	A30 U109 A30 U110 A30 U111 A30 U112 A30 U113	1 8 7 8	1820-1173 1820-1206 1820-1568 1820-1195 1826-0138	IC MC10124L IC SN74LS 27N IC SN74LS125AN IC SN74LS175N IC 339
A30 U41 A30 U43 A30 U44 A30 U45 A30 U46	20092	1820-3576 1820-1990 1820-1990 1820-2822 1820-2403	IC DIG 10H175 IC MC10100L IC MC10100L IC MC10H105P IC MC10186P	A30 U114 A30 U115 A30 U116 A30 U117 A30 U118	00000	1826-0138 1820-1730 1826-0138 1826-0138 1820-1730	IC 339 IC SN74LS273N IC 339 IC 339 IC SN74LS273N
A30 U47 A30 U48 A30 U49 A30 U50 A30 U51	8 2 2 1	1820-0817 1820-2891 1820-2891 1826-0975 1826-0975	IC MC10131P IC MC10H101P IC MC10H101P IC 9685 IC 9685	A30 U119 A30 U120 A30 U121 A30 U122 A30 U123	7 7 6 8 8	1820-1278 1820-1278 1820-1201 1826-0138 1826-0138	IC SN74LS191N IC SN74LS191N IC SN74LS08N IC 339 IC 339
A30 U52 A30 U53 A30 U54 A30 U55 A30 U56	90110	1826-0139 1820-2849 1820-0802 1820-0802 1826-0718	IC 1458 IC MC10H131P IC MC10102P IC MC10102P IC MC1404U5	A30 U124 A30 U125 A30 U126 A30 U127 A30 U128	7 7 8 8 6	1820-1195 1820-1195 1826-0138 1826-0138 1820-1730	IC SN74LS175N IC SN74LS175N IC 339 IC 339 IC SN74LS273N
A30 U57 A30 U59 A30 U60 A30 U61 A30 U62	05220	1820-2823 1820-0806 1820-0811 1820-0803 1820-2849	IC MC10H102P IC MC10109P IC MC10117P IC MC10105P IC MC10H131P	A30 U129 A30 U130 A30 U131 A30 U132 A30 U133	1 8	1820-1730 1820-1730 1820-1173 1826-0138 1826-0138	IC SN74LS273N IC SN74LS273N IC MC10124L IC 339 IC 339
A30 U63 A30 U64 A30 U65 A30 U66 A30 U67	49513	1820-2611 1820-2848 1820-1383 1813-0435 1826-0315	IC 100 101 DC IC MC10H116P IC MC 10138L CLOCK OSC.1MHZ IC 348	A30 U134 A30 U201 A30 U202 A30 U203 A30 U204	19000	1826-0412 1820-2963 1820-3102 1820-2849 1820-3102	IC 393 IC-MC10H210P T IC MC 10H016L IC MC10H131P IC MC 10H016L
A30 U68 A30 U69 A30 U70 A30 U71 A30 U72	9 7 6 9 9	1826-0501 1820-1442 1820-1425 1820-1197 1820-1197	ANLG MUXR IC SN74LS290N IC SN74LS132N IC SN74LS00N IC SN74LS00N	A30 U205 A30 U206 A30 U207 A30 U208 A30 U209	000 <u>0</u> 4	1820-3102 1820-3102 1820-3102 1820-3102 1820-3338	IC MC 10H016L IC MC 10H016L IC MC 10H016L IC MC 10H016L IC MC 10 H 117
A30 U73 A30 U74 A30 U75 A30 U76 A30 U77	9 7 8 4 5	1820-1204 1820-1202 1820-1112 1826-0639 1826-0276	IC SN74LS20N IC SN74LS10N IC SN74LS74AN D/A 8-BIT IC MC78L05ACP	A30 U210 A30 U211 A30 U212 A30 U214 A30 U215	94400	1820-2822 1820-2900 1820-2900 1820-2849 1820-3102	IC MC10H105P IC MC 10H109P IC MC 10H109P IC MC10H131P IC MC 10H016L
A30 U78 A30 U79 A30 U80 A30 U81 A30 U82	5 4 4 0	1820-1052 1820-0805 1820-3578 1820-3578 1820-2849	IC MC10125L IC MC10107P IC DIG 10H162 IC DIG 10H162 IC MC10H131P	A30 U216 A30 U217	0	1820-3102 1820-3102	IC MC 10H016L IC MC 10H016L

Model 8175A Replaceable Parts

	RENCE GNATOR	CD	H-P PART NUMBER	DESCRIPTION	REFE DESI	RENCE GNATOR	CD	H-P PART NUMBER	DESCRIPTION
A31	08175-	66	531 BD	AY EXTENDER	A40 A40	C54 C100	6	0160-5741 0160-6080	C-F 47PF 5% 100V C-F .068UF 50VDC
A31 A31	C300 C301	8 8	0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC	A40	C101	8	0160-6080	C-F .068UF 50VDC
A31 A31	C302 R300	0	0160-5737 0757-0411	C-F 68PF 5% 100V R-F 332 1% .125W	A40 A40	CR1 CR2	9	1901-0535 1901-0033	DIO SCHOT HP2311 DIO 180V .2A
A31 A31	R301 R302	2 6	0757-0411 0757-0411 0757-0283	R-F 332 1% .125W R-F 332 1% .125W R-F 2K1% .125W F	A40 A40	DL1 DL2	4	1810-0616 1810-0616	DELAY LINE 14PIN DELAY LINE 14PIN
A31	RA300	5	1810-0229	R-NETWORK 7X330	A40 A40	J7 J8	2	1251-7799 1251-7799	3X32 PLUG 3X32 PLUG
A31 A31 A31	U300 U301 U302	000	1820-2849 1820-2849 1820-2823	IC MC10H131P IC MC10H131P IC MC10H102P	A40 A40 A40	L1 L2 L3	000	9170-0894 9170-0894 9170-0894	CORE MAGNETIC CORE MAGNETIC CORE MAGNETIC
A40	08175-	66	540 BD	AY-DATA	A40 A40 A40	MP2 MP3 MP4	6 6 6	0361-0521 0361-0521 0361-0521	RIVET SEMITUB RIVET SEMITUB RIVET SEMITUB
A40 A40	C1 C2	6	0180-2208 0180-2208	C-F 220UF10% 10V C-F 220UF10% 10V	A40 A40	MP5 MP6	6 7	0361-0521 08175-21704	RIVET SEMITUB BUSHING SHORT
A40 A40 A40	C3 C4 C5	6 6 8	0180-2208 0180-2208 0160-6080	C-F 220UF10% 10V C-F 220UF10% 10V C-F .068UF 50VDC	A40	MP7	3	08175-26106	PC PIN
A40 A40	C6 C7	8	0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC					
A40 A40 A40	C8 C9 C10	8 8 8	0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC					
A40 A40	C11 C12	8	0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC					
A40 A40 A40	C13 C14 C15	8 8	0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC					
A40 A40	C16 C17	8	0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC					
A40 A40 A40	C18 C19 C20	8	0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC					
A40 A40	C21 C22	8	0160-6080 0160-6080	C-F 068UF 50VDC C-F 068UF 50VDC					
A40 A40 A40	C23 C24 C26	8 8 8	0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC		This	par	t intentionally l	eft blank.
A40 A40	C27 C28	8	0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC					
A40 A40 A40	C29 C30 C31	8 8 8	0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC					
A40 A40	C32 C33	8 8	0160-6080 0160-6080	C-F 068UF 50VDC C-F 068UF 50VDC					
A40 A40 A40	C34 C35 C36	8 8 8	0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC					
A40	C37	8	0160-6080	C-F .068UF 50VDC					
A40 A40 A40 A40	C38 C39 C40 C41	8 8 8 8	0160-6080 0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC					
A40 A40	C42 C43	8 8	0160-6080 0160-6080	C-F 068UF 50VDC C-F 068UF 50VDC					
A40 A40 A40	C44 C50 C51	8 7 8	0160-6080 0160-4380 0160-5743	C-F .068UF 50VDC C-F 1PF 200V C-F 82PF 5% 100V					
A40 A40	C52 C53	6	0160-5741 0160-5741	C-F 47PF 5% 100V C-F 47PF 5% 100V					

REFERENCE DESIGNATO		CD	H-P PART NUMBER	DESCRIPTION	REFERENCE DESIGNATOR		S	H-P PART NUMBER	DESCRIPTION
A40 R1 A40 R2 A40 R3 A40 R4 A40 R5		9999	0757-0278 0757-0278 0757-0278 0757-0278 0757-0278	R-F 1.78K1% R-F 1.78K1% R-F 1.78K1% R-F 1.78K1% R-F 1.78K1%	A40 RA3 A40 RA3 A40 RA3 A40 RA3 A40 RA3	34 2 35 1 36 2	2 1 2 1	1810-0713 1810-0713 1810-0712 1810-0713 1810-0712	R-NETWORK 10 PIN R-NETWORK 10 PIN R-NETWORK 8 PIN R-NETWORK 10 PIN R-NETWORK 8 PIN
A40 R6 A40 R8 A40 R9 A40 R1 A40 R1 A40 R1	0 9 1 9 2 9	9	0757-0278 0757-0278 0757-0278 0757-0278 0757-0278 0757-0278	R-F 1 78K1% R-F 1 78K1% R-F 1 78K1% R-F 1 78K1% R-F 1 78K1% R-F 1 78K1%	A40 RA3 A40 RA3 A40 RA4 A40 RA4 A40 RA4	10 5 11 1 12 1	1 2 5 1 1	1810-0712 1810-0713 1810-0203 1810-0712 1810-0712	R-NETWORK 8 PIN R-NETWORK 10 PIN R-NETWORK 7X470 R-NETWORK 8 PIN R-NETWORK 8 PIN
A40 R1 A40 R1	4 3 5 3	3	0757-0280 0757-0280	R-F 1K 1% 125W R-F 1K 1% 125W R-F 1K 1% 125W	A40 RA4 A40 RA4 A40 RA4	14 9 15 9 16 9	9	1810-0713 1810-0273 1810-0273 1810-0273	R-NETWORK 10 PIN R-NETW 10P 470X9 R-NETW 10P 470X9 R-NETW 10P 470X9
A40 R1 A40 R1 A40 R1 A40 R1	7 1	L	0757-0401 0757-0410 0757-0280 0757-0401	R-F 100 1% .125W R-F 301 1% .125W R-F 1K 1% .125W R-F 100 1% .125W	A40 RA4 A40 RA4	18. S	9	1810-0273 1810-0273 1810-0273	R-NETW 10P 470X9 R-NETW 10P 470X9 R-NETW 10P 470X9
A40 R2 A40 R2 A40 R2	$\begin{bmatrix} 1 & 3 \\ 2 & 9 \end{bmatrix}$	3	0757-0410 0757-0280 0757-0442	R-F 301 1% .125W R-F 1K 1% .125W R-F 10K1% .125W	A40 RA5 A40 RA5	1 8 52 2	8 2	1810-0203 1810-0280 1810-0713	R-NETWORK 7X470 R-NETWORK 9X10K R-NETWORK 10 PIN
A40 R2 A40 R2 A40 R2 A40 R2	5 1 6 9) }	0757-0442 0698-3444 0757-0442 0757-0442	R-F 10K1% .125W R-F 316 1% .125W R-F 10K1% .125W	A40 RA5 A40 RA5 A40 RA5	54 1	188	1810-0273 1810-0712 1810-1593 1810-1593	R-NETW 10P 470X9 R-NETWORK 8 PIN NETWORK-RES NETWORK-RES
A40 R2 A40 R3 A40 R3	8 9 0 7	9	0757-0442 0757-0442 0698-0082 0757-0410	R-F 10K1% .125W R-F 10K1% .125W R-F 464 1% .125W R-F 301 1% .125W	A40 RA5 A40 RA5 A40 RA5 A40 RA6	8 8	8 8 8 8	1810-1593 1810-1593 1810-1593	NETWORK-RES NETWORK-RES
A40 R3: A40 R4: A40 R4: A40 R4: A40 R4:	5 4 0 2 1 4	}	0698-0082 0757-0984 0757-0403 0698-3439 0698-0082	R-F 464 1% .125W R-F 10 1% 1/2W F R-F 121 1% .125W R-F 178 1% .125W R-F 464 1% .125W	A40 RA6 A40 RA6 A40 RA6 A40 RA7 A40 RA7	1 8 2 8 70 5	8	1810-1593 1810-1593 1810-1593 1810-0229 1810-0712	NETWORK-RES NETWORK-RES NETWORK-RES R-NETWORK 7X330 R-NETWORK 8 PIN
A40 R4:	6 6	;	0698-0082 2100-3252	R-F 464 1% .125W RES-TRMR 5K 10%	A40 TP1 A40 TP2 A40 TP3 A40 TP4	2 3	3	0360-2264 1250-1918 0360-2264 1250-1918	TEST POINT TEST-JACK TEST POINT TEST-JACK
A40 RA A40 RA A40 RA A40 RA A40 RA A40 RA A40 RA	2 8 3 8 4 8 5 8		1810-0272 1810-0272 1810-0272 1810-0272 1810-0272 1810-0272 1810-0713	R-NETW 330.0 X9 R-NETW 330.0 X9 R-NETW 330.0 X9 R-NETW 330.0 X9 R-NETW 330.0 X9 R-NETW 330.0 X9 R-NETW 330.0 X9 R-NETWORK 10 PIN	A40 TP5 A40 TP7 A40 TP8 A40 TP8 A40 TP9 A40 TP1			0360-2264 1250-1918 1250-1918 1250-1918 0360-2264 1250-1918	TEST POINT TEST-JACK TEST-JACK TEST-JACK TEST POINT TEST POINT TEST-JACK
A40 RAS A40 RAS A40 RAS A40 RAS	9 1 10 1	:	1810-0713 1810-0712 1810-0712 1810-0713	R-NETWORK 10 PIN R-NETWORK 8 PIN R-NETWORK 8 PIN R-NETWORK 10 PIN	A40 TP1		3	1250-1918 1250-1918	TEST-JACK TEST-JACK
A40 RA: A40 RA: A40 RA: A40 RA:	12 0 13 0 14 0		1810-1595 1810-1595 1810-1595 1810-1595	NETWORK-RES NETWORK-RES NETWORK-RES NETWORK-RES NETWORK-RES	A40 U1 A40 U2 A40 U3 A40 U4 A40 U5	90055	3	1820-2848 1820-2823 1820-3102 1820-3222 1820-3222	IC MC10H116P IC MC10H102P IC MC 10H016L IC 74F190PC IC 74F190PC
940 RA 940 RA 940 RA	16 0 17 0 18 0		1810-1595 1810-1595 1810-1595	NETWORK-RES NETWORK-RES NETWORK-RES	A40 U6 A40 U7 A40 U8 A40 U9	5554		1820-3222 1820-3222 1820-3222 1820-3461	IC 74F190PC IC 74F190PC IC 74F190PC IC MC 10H115 P
940 RA 940 RA 940 RA 940 RA	20 1 21 2		1810-1595 1810-0712 1810-0713 1810-0713	NETWORK-RES R-NETWORK 8 PIN R-NETWORK 10 PIN R-NETWORK 10 PIN	A40 U10 A40 U11 A40 U12	1 1 8	5 L	1820-1052 1820-1173 1820-1287	IC MC10125L IC MC10124L IC-SN74LS37N
A40 RA2 A40 RA2 A40 RA2	24 1 25 2	:	1810-0712 1810-0275 1810-0713	R-NETWORK 8 PIN R-NETW 9X1KOHM R-NETWORK 10 PIN	A40 U14 A40 U15 A40 U16	5	5	1820-3339 1820-3102 1820-3102	IC MC 10 H119 IC MC 10H016L IC MC 10H016L
A40 RA2 A40 RA2 A40 RA2 A40 RA2 A40 RA3 A40 RA3	27 2 28 1 29 1 30 2 31 1		1810-0713 1810-0713 1810-0712 1810-0712 1810-0713 1810-0712 1810-0713	R-NETWORK 10 PIN R-NETWORK 10 PIN R-NETWORK 8 PIN R-NETWORK 8 PIN R-NETWORK 10 PIN R-NETWORK 10 PIN R-NETWORK 10 PIN	A40 U17 A40 U18 A40 U19 A40 U20 A40 U21		Н	1820-3102 1820-2849 1820-3435 1820-3435 1820-2963	IC MC 10H016L IC MC10H131P IC MC10H209L IC MC10H209L IC-MC10H210P T

REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION	REFERENCE DESIGNATOR	CO	H-P PART NUMBER	DESCRIPTION
A40 U22 A40 U23 A40 U24 A40 U25 A40 U26	0 2 3 5 5	1820-3102 1820-3435 1820-3337 1820-3579 1820-3579	IC MC 10H016L IC MC10H209L IC MC10H104P IC DIG 10H141 IC DIG 10H141	A40 U104 A40 U105 A40 U106 A40 U107 A40 U108	1 8 8 1	1820-1173 1820-3580 1820-3580 1820-1173 1820-1173	IC MC10124L IC DIG 10H161 IC DIG 10H161 IC MC10124L IC MC10124L
A40 U27 A40 U28 A40 U29 A40 U30 A40 U31	5 5 8 0 0	1820-3579 1820-3579 1820-3580 1820-2849 1820-2956	IC DIG 10H141 IC DIG 10H141 IC DIG 10H161 IC MC10H131P IC MC10H107P	A40 U109 A40 U111 A40 U112 A40 U113 A40 U114	3333 3	1820-1173 1820-1315 1820-1315 1820-1315 1820-1315	IC MC10124L ANLG MUXR ANLG MUXR ANLG MUXR ANLG MUXR
A40 U32 A40 U33 A40 U34 A40 U35 A40 U36	0 0 8 2 3	1820-2849 1820-2849 1820-3340 1820-3435 1820-3337	IC MC10H131P IC MC10H131P IC MC 10H121P IC MC10H209L IC MC10H104P	A40 U115 A40 U116 A40 U117 A40 U118 A40 U119	3 3 3 7	1820-1315 1820-1315 1820-1315 1820-1315 1820-1195	ANLG MUXR ANLG MUXR ANLG MUXR ANLG MUXR IC SN74LS175N
A40 U37 A40 U38 A40 U39 A40 U41 A40 U42	93900	1820-2822 1820-3337 1820-2848 5180-2447 5180-2447	IC MC10H105P IC MC10H104P IC MC10H116P IC WITH HTSK IC WITH HTSK	A40 U120 A40 U121 A40 U122 A40 U123 A40 U124	თთთთο	1820-2157 1820-2157 1820-2157 1820-2157 1826-0501	IC MC 3450P IC MC 3450P IC MC 3450P IC MC 3450P ANLG MUXR
A40 U43 A40 U44 A40 U45 A40 U46 A40 U47	00000	5180-2447 1820-3102 1820-3102 1820-3102 5180-2447	IC WITH HTSK' IC MC 10H016L IC MC 10H016L IC MC 10H016L IC WITH HTSK	A40 U125 A40 U126 A40 U131 A40 U132 A40 U133	99999	1826-0501 1826-0501 1820-2822 1820-2848 1820-2848	ANLG MUXR ANLG MUXR IC MC10H105P IC MC10H116P IC MC10H116P
A40 U48 A40 U49 A40 U50 A40 U51 A40 U52	0 0 8 5 0	5180-2447 5180-2447 1820-2962 1820-3339 1820-2849	IC WITH HTSK IC WITH HTSK IC MC10H103P IC MC 10 H119 IC MC10H131P	A40 U134 A40 U135 A40 U136 A40 U137 A40 U138	99999	1820-2848 1820-2848 1820-2848 1820-2848 1820-2848	IC MC10H116P IC MC10H116P IC MC10H116P IC MC10H116P IC MC10H116P
A40 U60 A40 U61 A40 U62 A40 U63 A40 U64	00000	1820-3102 1820-3102 1820-3102 1820-3102 1820-2849	IC MC 10H016L IC MC 10H016L IC MC 10H016L IC MC 10H016L IC MC10H131P	A40 U140 A40 U141 A40 U142 A40 U143 A40 U144	1 1 1 1 1	5180-2446 5180-2446 5180-2446 5180-2446 5180-2446	IC WITH HTSK
A40 U65 A40 U66 A40 U67 A40 U68 A40 U69	5 0 1 1 1	1816-1338	IC MC 10 H119 IC MC10H102P IC 10145ADC IC 10145ADC IC 10145ADC	A40 U145 A40 U146 A40 U147 A40 U148 A40 U149	1 1 1 1 1	5180-2446 5180-2446 5180-2446 5180-2446 5180-2446	IC WITH HTSK
A40 U70 A40 U71 A40 U72 A40 U73 A40 U74	1 0 4 0 0	1820-3102 1820-3578 1820-2849	IC 10145ADC IC MC 10H016L IC DIG 10H162 IC MC10H131P IC MC10H131P	A40 U150 A40 U151 A40 U152 A40 U153 A40 U154	1 1 7 7	5180-2446 5180-2446 5180-2446 5180-2445 5180-2445	IC WITH HTSK
A40 U76 A40 U77 A40 U78 A40 U79 A40 U80	8 8 0 9 2	1820-2962 1820-2849 1820-2963	IC MC10H103P IC MC10H103P IC MC10H131P IC-MC10H210P IC MC10H101P	A40 U155 A40 U156 A40 U157 A40 U158 A40 U159	7	5180-2445 5180-2445 5180-2445 5180-2445 5180-2445	IC WITH HTSK
A40 U81 A40 U82 A40 U83 A40 U84 A40 U85	9 4 3 0	1820-2900 1820-3337 1820-2823	IC-MC10H210P T IC MC 10H109P IC MC10H104P IC MC10H102P IC MC10H131P	A40 U160 A40 U161 A40 U162 A40 U163 A40 U164	7 7 7 7 7	5180-2445 5180-2445 5180-2445 5180-2445 5180-2445	IC WITH HTSK
A40 U91 A40 U92 A40 U93 A40 U94 A40 U95	42331	1820-1281 1820-1216 1820-1208	IC SN74LS245N IC SN74LS139N IC SN74LS138N IC SN74LS32N IC MC10124L	A40 U165 A40 U166 A40 U167 A40 U168 A40 U169	7 7 7 7 7	5180-2445 5180-2445 5180-2445 5180-2445 5180-2445	IC WITH HTSK
A40 U96 A40 U97 A40 U98 A40 U99 A40 U100	1 1 1 6 6	1820-1173 1820-1173 1820-1730	IC MC10124L IC MC10124L IC MC10124L IC SN74LS273N IC SN74LS273N	A40 U170 A40 U171 A40 U172 A40 U173 A40 U174		5180-2445 5180-2445 5180-2445 5180-2445 5180-2445	IC WITH HTSK

REFERE		CD	H-P PART NUMBER	DESCRIPTION	REFERENCE DESIGNATO	R C		H-P PART NUMBER	DESCRIPTION
A40 A40 A40 A40 A40	U175 U176 U178 U185 U186	7 7 9 2 2	5180-2445 5180-2445 1820-2963 1816-1462 1816-1462	IC WITH HTSK IC WITH HTSK IC-MC10H210P T IC HM10422 IC HM10422	A50 C42 A50 C43 A50 C44 A50 C45	3 6	6 8	0160-6080 0160-3456 0160-6080 0160-3456	C-F .068UF 50VDC C-F 1000PF 1000V C-F .068UF 50VDC C-F 1000PF 1000V
A40 A40 A40	U187 U188 U189	2 2 2	1816-1462 1816-1462 1816-1462	IC HM10422 IC HM10422 IC HM10422	A50 CR5 A50 CR5 A50 J9		9	1901-0535 1901-0535 1252-0075	DIO SCHOT HP2311 DIO SCHOT HP2311
A40 A40	U200 U201 U202	3 8 0	1820-2157 1820-1203 1820-2691	IC MC 3450P IC SN74LS11N IC 74F74PC	A50 J10 A50 J50 A50 J50) 5 1 0 2	5	1252-0075 1251-7705 1251-7705	CONN-DIN 96 MALE CONN-DIN 96 MALE CONN-POST 28CONT CONN-POST 28CONT
A40 A40	U203 U204	8 8	1820-2691 1820-1568	IC 74F74PC IC SN74LS125AN	A50 J50 A50 MP5 A50 MP6	, 7		1251-7705 08175-21704 08175-26106	CONN-POST 28CONT BUSHING SHORT PC PIN
A40 A40 A40 A40 A40 A40	W1 W2 W3 W4 W5 W100	5 55550	1460-0579 1460-0579 1460-0579 1460-0579 1460-0579 8159-0005	WIREFORM WIREFORM WIREFORM WIREFORM WIREFORM RES ZERO OHMS	A50 R48 A50 R50 A50 R80 A50 R80	0 3 1 3 0 4	3 3	0698-3438 0757-0280 0698-3603 0757-0984	R-F 147 1% .125W R-F 1K 1% .125W R-F 12 5% 2W MO R-F 10 1% 1/2W F
A40 A40 A40 A40 A40	W101 W102 W103 W104 W105	00000	8159-0005 8159-0005 8159-0005 8159-0005 8159-0005	RES ZERO OHMS	A50 RA4 A50 RA4 A50 RA4 A50 RA4 A50 RA4	61 5 64 1 69 1	5	1810-0712 1810-0203 1810-0712 1810-0712 1810-0769	R-NETWORK 8 PIN R-NETWORK 7X470 R-NETWORK 8 PIN R-NETWORK 8 PIN R-NETW.9X150
A40 A40 A40	W106 W107 W110	0 0 2	8159-0005 8159-0005 08175-61606	RES ZERO OHMS RES ZERO OHMS CBL AY SHLD	A50 RA4 A50 RA4 A50 RA4 A50 RA4 A50 RA4 A50 RA4	73 0 74 8 75 8	3	1810-0769 1810-0769 1810-0381 1810-0769 1810-0769 1810-0713	R-NETW.9X150 R-NETW.9X150 R-NETWORK 7X150 R-NETW.9X150 R-NETW.9X150 R-NETWORK 10 PIN
A50	08175-	665	550 BD	AY-BUFFER	A50 RA4 A50 RA4			1810-0713 1810-0713	R-NETWORK 10 PIN R-NETWORK 10 PIN
A50 A50 A50 A50 A50	C1 C2 C3 C4 C5	66633	0180-2208 0180-2208 0180-2208 0180-1794 0180-1794	C-F 220UF10% 10V C-F 220UF10% 10V C-F 220UF10% 10V C-F 22UF 35V C-F 22UF 35V	A50 RA4 A50 RA5 A50 TP6	79 2 40 8	3	1810-0713 1810-0206 0360-2264	R-NETWORK 10 PIN R-NETWORK 7X10K TEST POINT
A50 A50 A50 A50 A50	C6 C7 C8 C9 C10	68888	0180-2208 0160-6080 0160-6080 0160-6080 0160-6080	C-F 220UF10% 10V C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A50 U10 A50 U10 A50 U10 A50 U10 A50 U10	2 4 3 4 4 4		1820-3461 1820-3461 1820-3461 1820-3461 1820-3461	IC MC 10H115 P IC MC 10H115 P IC MC 10H115 P IC MC 10H115 P IC MC 10H115 P
A50 A50 A50 A50 A50	C11 C12 C16 C17 C18	88888	0160-6080 0160-6080 0160-6080 0160-6080 0160-6080	C-F 068UF 50VDC C-F 068UF 50VDC C-F 068UF 50VDC	A50 U100 A50 U100 A50 U460 A50 U460 A50 U460	7 9 1 2 2 1		1820-3461 1820-2848 1820-2891 1820-3400 1820-2891	IC MC 10H115 P IC MC10H116P IC MC10H101P IC MC 10 H 211 IC MC10H101P
A50 A50 A50 A50 A50	C19 C20 C21 C22 C23	88888	0160-6080 0160-6080 0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A50 U476 A50 U477 A50 U477 A50 U477 A50 U477	1 5 2 5 3 5		1820-3595 1820-3595 1820-3595 1820-3595 1820-3595	IC DIGITAL100150 IC DIGITAL100150 IC DIGITAL100150 IC DIGITAL100150 IC DIGITAL100150
A50 A50 A50 A50 A50	C24 C25 C26 C27 C28	88888	0160-6080 0160-6080 0160-6080 0160-6080 0160-6080	C-F 068UF 50VDC C-F 068UF 50VDC	A50 U544 A50 U564 A50 U566 A50 U566 A50 U566 A50 U566	2 1 0 4 1 3 2 3		1820-1730 1820-1173 1820-2075 1820-1208 1820-1216 1820-1281	IC SN74LS273N IC MC10124L IC SN74LS245N IC SN74LS32N IC SN74LS138N IC SN74LS139N
A50 A50 A50 A50 A50	C29 C30 C31 C32 C34	8 8 8 8 8	0160-6080 0160-6080 0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC		•	•		
A50 A50 A50 A50 A50	C35 C36 C37 C40 C41	8 8 8 8 8	0160-6080 0160-6080 0160-6080 0160-6080 0160-6080	C-F 068UF 50VDC C-F 068UF 50VDC C-F 068UF 50VDC C-F 068UF 50VDC C-F 068UF 50VDC					

	FERENCE	С	H-P PART	DESCRIPTION DESCRIPTION	REFERENCE	С	H-P PART	DESCRIPTION
A50	SIGNATOR 08175-	665	NUMBER 52 BD	AY FINE TIMING	DESIGNATOR	D	NUMBER	
A50 A50) C2) C3	6 6 3	0180-2208 0180-2208 0180-2208	C-F 220UF10% 10V C-F 220UF10% 10V	A50 DL1	4	1810-0616	DELAY LINE 14PIN
A50 A50 A50 A50	C5 C6 C7 C8	3 688	0180-1794 0180-1794 0180-2208 0160-6080 0160-6080	C-F 22UF 35V C-F 22UF 35V C-F 220UF10% 10V C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A50 J9 A50 J10 A50 J501 A50 J502 A50 J503	22000	1251-7799 1251-7799 1251-7705 1251-7705 1251-7705	3X32 PLUG 3X32 PLUG CONN-POST 28CONT CONN-POST 28CONT CONN-POST 28CONT
A50 A50 A50 A50	C10 C11 C12 C16	88 888	0160-6080 0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A50 L240 A50 L250 A50 L260 A50 L270 A50 L400	1 1 1 0	9140-0129 9140-0129 9140-0129 9140-0129 9100-2251	IDCTR 220UN 5% IDCTR 220UN 5% IDCTR 220UN 5% IDCTR 220UN 5% COIL-CHOKE 22UH
A50 A50	C18 C19	8 8 8	0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A50 L410 A50 L420 A50 L430	000	9100-2251 9100-2251 9100-2251	COIL-CHOKE .22UH COIL-CHOKE .22UH COIL-CHOKE .22UH
A50 A50 A50	C21 C22	8 8 8	0160-6080 0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A50 MP4 A50 MP5 A50 MP6	6 7 3	1205-0033 08175-21704 08175-26106	HT-SINK TO-5 BUSHING SHORT PC PIN
A50 A50 A50 A50	0 C25 0 C26 0 C27 0 C28	88888	0160-6080 0160-6080 0160-6080 0160-6080	C-F 068UF 50VDC C-F 068UF 50VDC C-F 068UF 50VDC C-F 068UF 50VDC C-F 068UF 50VDC	A50 Q200 A50 Q201 A50 Q210 A50 Q211 A50 Q220 A50 Q221	თთთთთი	1854-0720 1854-0720 1854-0720 1854-0720 1854-0720 1854-0720	XSTR SI NPN HF
A5 A5 A5 A5	0 C30 0 C31 0 C32 0 C34	8888	0160-6080 0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A50 Q230 A50 Q231 A50 Q240 A50 Q241 A50 Q250	3 3525	1854-0720 1854-0720 1854-0392 1853-0086 1854-0392	XSTR SI NPN HF XSTR SI NPN HF XSTR 2N 5088 XSTR 2N5087 XSTR 2N 5088 XSTR 2N5087
A5 A5 A5 A5	0 C36 0 C37 0 C40 0 C41	66666	0160-6080 0160-6080 0160-6080 0160-6080 0160-6080	C-F 068UF 50VDC C-F 068UF 50VDC C-F 068UF 50VDC C-F 068UF 50VDC C-F 068UF 50VDC	A50 Q251 A50 Q260 A50 Q261 A50 Q270 A50 Q271	5252	1854-0392 1853-0086 1854-0392 1853-0086	XSTR 2N 5088 XSTR 2N5087 XSTR 2N 5088 XSTR 2N5087
A5 A5 A5 A5	0 C43 0 C44 0 C45	68888	0160-6080 0160-3456 0160-6080 0160-3456 0160-6080	C-F .068UF 50VDC C-F 1000PF 1000V C-F .068UF 50VDC C-F 1000PF 1000V C-F .068UF 50VDC	A50 Q400 A50 Q410 A50 Q420 A50 Q430	9 999	1854-0809 1854-0809 1854-0809 1854-0809	TRANS.2N 2369A TRANS.2N 2369A TRANS.2N 2369A TRANS.2N 2369A
A5 A5 A5 A5	0 C48 0 C49 0 C50	8 8 8 8	0160-6080 0160-6080 0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A50 R103 A50 R115 A50 R116 A50 R200 A50 R201	2 2 6 0 6	0757-0403 0757-0403 0757-0407 0757-0401 0757-0407	R-F 121 1% .125W R-F 121 1% .125W R-F 200 1% .125W R-F 100 1% .125W R-F 200 1% .125W
A5 A5 A5 A5	0 C53 0 C54 0 C55	8888	0160-6080 0160-6080 0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A50 R202 A50 R203 A50 R204 A50 R205 A50 R206	5 7 6 0 5	0698-4462 0757-0721 0757-0407 0757-0401 0698-4462	R-F 768 1% 125 R-F 274 1% .25W R-F 200 1% .125W R-F 100 1% .125W R-F 768 1% .125
A5 A5 A5 A5	0 C58 0 C59 0 C60	89898	0160-6080 0160-6080 0160-6080 0160-6080 0160-5728	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A50 R210 A50 R211 A50 R212 A50 R213 A50 R214 A50 R215	0 6 5 7 6 0	0757-0401 0757-0407 0698-4462 0757-0721 0757-0407	R-F 100 1% .125W R-F 200 1% .125W R-F 768 1% .125 R-F 274 1% .25W R-F 200 1% .125W R-F 100 1% .125W
A5 A5 A5 A5	0 C210 0 C211 0 C220	8888	0160-5728 0160-5728	C-F 1000PF 5% C-F 1000PF 5% C-F 1000PF 5% C-F 1000PF 5% C-F 1000PF 5%	A50 R216 A50 R220 A50 R221 A50 R222 A50 R222	5 0 6 5	0698-4462 0757-0401 0757-0407 0698-4462	R-F 768 1% .125 R-F 100 1% .125W R-F 200 1% .125W R-F 768 1% .125 R-F 274 1% .25W
A5 A5 A5	0 C231 0 C360 0 C361	9 8 8	0160-5728 0180-0197 0180-0197	C-F 1000PF 5% C-F 1000PF 5% C-F 2.2UF 20V C-F 2.2UF 20V	A50 R224 A50 R225 A50 R226 A50 R230 A50 R231	0 5 0	0698-4462 0757-0401	R-F 200 1% .125W R-F 100 1% .125W R-F 768 1% .125 R-F 100 1% .125W R-F 200 1% .125W
A5 A5 A5 A5	0 CR30 0 CR50 0 CR50	1 6 0 9 1 9	1901-0376 1901-0535 1901-0535	DIO LOW LEAKAGE DIO LOW LEAKAGE DIO SCHOT HP2311 DIO SCHOT HP2311 DIO SCHOT HP2311	A50 R232 A50 R233	5	0698-4462	R-F 768 1% .125 R-F 274 1% .25W

REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION	REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION
A50 R234 A50 R235 A50 R236	6 0 5	0757-0407 0757-0401 0698-4462	R-F 200 1% .125W R-F 100 1% .125W R-F 768 1% .125	A50 R430 A50 R432 A50 R480	0 2 3	0698-3435 0757-0403 0698-3438	R-F 38.3 1% R-F 121 1% .125W R-F 147 1% .125W
A50 R240 A50 R241 A50 R242 A50 R243 A50 R244	1 1 8 3 4	0698-3155 0698-3155 0698-4457 0757-0280 0757-0273	R-F 4.64K 1%.125 R-F 4.64K 1%.125 R-F 576 1% .125W R-F 1K 1% .125W R-F 3.01K1%	A50 R501 A50 R600 A50 R601 A50 R800 A50 R801	3 2 4 4 4	0757-0280 0757-0403 0698-3439 0698-3603 0757-0984	R-F 1K 1% .125W R-F 121 1% .125W R-F 178 1% .125W R-F 12 5% 2W MO R-F 10 1% 1/2W F
A50 R245 A50 R250 A50 R251 A50 R252 A50 R253	1 8 3	0698-3155 0698-3155 0698-3155 0698-4457 0757-0280	R-F 4.64K 1%.125 R-F 4.64K 1%.125 R-F 4.64K 1%.125 R-F 576 1%.125W R-F 1K 1%.125W	A50 RA101 A50 RA102 A50 RA112 A50 RA460 A50 RA461	9 5 1 5	1810-0272 1810-0203 1810-0203 1810-0712 1810-0203	R-NETW 10P 470X9 R-NETWORK 7X470 R-NETWORK 7X470 R-NETWORK 8 PIN R-NETWORK 7X470
A50 R254 A50 R255 A50 R260 A50 R261 A50 R262	4 1 1 8	0757-0273 0698-3155 0698-3155 0698-3155 0698-4457	R-F 3.01K1% R-F 4.64K 1%.125 R-F 4.64K 1%.125 R-F 4.64K 1%.125 R-F 576 1%.125W	A50 RA464 A50 RA469 A50 RA470 A50 RA471 A50 RA472	1 8 8 8	1810-0712 1810-0712 1810-0769 1810-0769 1810-0769	R-NETWORK 8 PIN R-NETWORK 8 PIN R-NETW.9X150 R-NETW.9X150 R-NETW.9X150
A50 R263 A50 R264 A50 R265 A50 R270 A50 R271	3 4 1 1	0757-0280 0757-0273 0698-3155 0698-3155 0698-3155	R-F 1K 1% .125W R-F 3.01K1% R-F 4.64K 1% 125 R-F 4.64K 1% 125 R-F 4.64K 1% 125	A50 RA473 A50 RA474 A50 RA475 A50 RA476 A50 RA477	0 8 8 2 2	1810-0381 1810-0769 1810-0769 1810-0713 1810-0713	R-NETWORK 7X150 R-NETW.9X150 R-NETW.9X150 R-NETWORK 10 PIN R-NETWORK 10 PIN
A50 R272 A50 R273 A50 R274 A50 R275 A50 R300	83418	0698-4457 0757-0280 0757-0273 0698-3155 0698-4457	R-F 576 1% .125W R-F 1K 1% .125W R-F 3.01K1% R-F 4.64K 1%.125 R-F 576 1% .125W	A50 RA478 A50 RA479 A50 RA500 A50 RA510 A50 RA520	22888	1810-0713 1810-0713 1810-0280 1810-0280 1810-0280	R-NETWORK 10 PIN R-NETWORK 10 PIN R-NETWORK 9X10K R-NETWORK 9X10K R-NETWORK 9X10K
A50 R301 A50 R302 A50 R303 A50 R304 A50 R305	000000	0757-1094 0698-4457 0757-1094 0698-4457 0757-1094	R-F 1.47K1% R-F 576 1% .125W R-F 1.47K1% R-F 576 1% .125W R-F 1.47K1%	A50 RA530 A50 RA540 A50 RA550 A50 RA551 A50 RA552	∞ ∞ ∞ ∞ ∞	1810-0280 1810-0206 1810-0206 1810-0206 1810-0206	R-NETWORK 9X10K R-NETWORK 7X10K R-NETWORK 7X10K R-NETWORK 7X10K R-NETWORK X10K
A50 R306 A50 R307 A50 R308 A50 R309 A50 R310	& 0, & 0, &	0698-4457 0757-1094 0698-4457 0757-1094 0698-4457	R-F 576 1% .125W R-F 1.47K1% R-F 576 1% .125W R-F 1.47K1%	A50 RA553 A50 RA1000 A50 RA1001	855	1810-0206 1810-0203 1810-0203	R-NETWORK 7X10K R-NETWORK 7X470 R-NETWORK 7X470
A50 R311 A50 R312 A50 R313 A50 R314	9 90 90	0757-1094 0698-4457 0757-1094 0698-4457	R-F 576 1% .125W R-F 1.47K1% R-F 576 1% .125W R-F 1.47K1% R-F 576 1% .125W	A50 S500 A50 S501 A50 S502 A50 S503	8888	3101-2097 3101-2097 3101-2097 3101-2097	SW-SL 6-1A SW-SL 6-1A SW-SL 6-1A SW-SL 6-1A
A50 R315 A50 R320 A50 R321 A50 R322		0757-1094 0698-4457 0757-1094 0698-4457	R-F 1.47K1% R-F 576 1% .125W R-F 1.47K1% R-F 576 1% .125W	A50 TP1 A50 TP2 A50 TP3 A50 TP4 A50 TP5	თთთთ	1250-1918 1250-1918 1250-1918 1250-1918 1250-1918	TEST-JACK TEST-JACK TEST-JACK TEST-JACK TEST-JACK
A50 k323 A50 R324	9	0757-1094 0698-4457	R-F 1.47K1% R-F 576 1% .125W	A50 TP6	6	0360-2264	TEST POINT
A50 R325 A5C R326 A50 R327 A50 R328 A50 R329	98989	0757-1094 0698-4457 0757-1094 0698-4457 0757-1094	R-F 1.47K1% R-F 576 1% .125W R-F 1.47K1% R-F 576 1% .125W R-F 1.47K1%	A50 U100 A50 U101 A50 U102 A50 U103 A50 U104	4 2 4 4 4	1820-3461 1820-3576 1820-3461 1820-3461 1820-3461	IC MC 10H115 P IC DIG 10H175 IC MC 10H115 P IC MC 10H115 P IC MC 10H115 P
A50 R330 A50 R331 A50 R332 A50 R333 A50 R334	89898	0698-4457 0757-1094 0698-4457 0757-1094 0698-4457	R-F 576 1% .125W R-F 1.47K1% R-F 576 1% .125W R-F 1.47K1% R-F 576 1% .125W	A50 U105 A50 U106 A50 U107 A50 U109 A50 U112	4 9 2 2	1820-3461 1820-3461 1820-2848 1820-3435 1820-2891	IC MC 10H115 P IC MC 10H115 P IC MC10H116P IC MC10H209L IC MC10H101P
A50 R335 A50 R400 A50 R402 A50 R410 A50 R412	90202	0757-1094 0698-3435 0757-0403 0698-3435 0757-0403	R-F 1.47K1% R-F 38.3 1% R-F 121 1% .125W R-F 38.3 1% R-F 121 1% .125W	A50 U121 A50 U122 A50 U300 A50 U301 A50 U302	22333	1820-3576 1820-2891 0960-0685 0960-0685 0960-0685	IC DIG 10H175 IC MC10H101P HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT
A50 R420 A50 R422	0	0698-3435 0757-0403	R-F 38.3 1% R-F 121 1% .125W				

Model 8175A Replaceable Parts



REFERENCE DESIGNATOR	C	H-P PART NUMBER	DESCRIPTION	REFEREN DESIGNA		CD	H-P PART NUMBER	DESCRIPTION
A50 U303 A50 U304 A50 U305 A50 U306	3333	0960-0685 0960-0685 0960-0685 0960-0685	HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT	A50 A50 A50	U561 U562 U563 U570 U580	33299	1820-1208 1820-1216 1820-1281 1820-1238 1820-1238	IC SN74LS32N IC SN74LS138N IC SN74LS139N IC-SN74LS253N IC-SN74LS253N
A50 U307 A50 U308 A50 U309 A50 U310 A50 U311	33333	0960-0685 0960-0685 0960-0685 0960-0685 0960-0685	HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT	A50 A50 A50	U590 W1 W2 W3	9 555	1820-1238 1460-0579 1460-0579 1460-0579	IC-SN74LS253N WIREFORM WIREFORM WIREFORM
A50 U312 A50 U313 A50 U314 A50 U315 A50 U320	33333	0960-0685 0960-0685 0960-0685 0960-0685 0960-0685	HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT					
A50 U321 A50 U322 A50 U323 A50 U324 A50 U325	33333	0960-0685 0960-0685 0960-0685 0960-0685 0960-0685	HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT					
A50 U326 A50 U327 A50 U328 A50 U329 A50 U330	33333	0960-0685 0960-0685 0960-0685 0960-0685 0960-0685	HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT					
A50 U331 A50 U332 A50 U333 A50 U334 A50 U335	33333	0960-0685 0960-0685 0960-0685 0960-0685 0960-0685	HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT					
A50 U340 A50 U341 A50 U342 A50 U343 A50 U344	8 8 8 8	1826-0740 1826-0740 1826-0740 1826-0740 1826-0740	ANLG SW ANLG SW ANLG SW ANLG SW ANLG SW					
A50 U345 A50 U346 A50 U347 A50 U350 A50 U351	8 8 8 8	1826-0740 1826-0740 1826-0740 1826-0740 1826-0740	ANLG SW ANLG SW ANLG SW ANLG SW ANLG SW					
A50 U352 A50 U353 A50 U354 A51 U355 A50 U356	88888	1826-0740 1826-0740 1826-0740 1826-0740 1826-0740	ANLG SW ANLG SW ANLG SW ANLG SW ANLG SW					
A50 U357 A50 U360 A50 U361 A50 U440 A50 U460	8 5 6 4 2	1826-0740 1826-0226 1826-0178 1820-3461 1820-2891	ANLG SW IC UA7812HC IC LM320H-12 IC MC 10H115 P IC MC10H101P					
A50 U461 A50 U462 A50 U463 A50 U470 A50 U471	1	1820-2891 1820-3400 1820-2891 1820-3595 1820-3595	IC MC10H101P IC MC 10 H 211 IC MC10H101P IC DIGITAL100150 IC DIGITAL100150					
A50 U472 A50 U473 A50 U474 A50 U500 A50 U510	5 5 6	1820-3595 1820-3595 1820-3595 1820-1730 1820-1730	IC DIGITAL100150 IC DIGITAL100150 IC DIGITAL100150 IC SN74LS273N IC SN74LS273N					
A50 U520 A50 U530 A50 U540 A50 U542 A50 U560	6	1820-1730 1820-1730 1820-1730 1820-1730 1820-1173 1820-2075	IC SN74LS273N IC SN74LS273N IC SN74LS273N IC MC10124L IC SN74LS245N				۷	

SECTION 7

BACKDATING

7-1 INTRODUCTION

7-2 This section contains backdating information, which adapts this manual to instruments with serial numbers lower than that shown on the title page.

7-3 Changes are listed in the serial number order that they occured in the manufacture of the instrument. However, in adapting this manual to an instrument with serial number lower than that shown on the title page, apply the changes in reverse order. That is, begin with the latest change that applies to the serial number in question. Table 7-1 lists the serial number to which each change applies. Where changes to components occur, alter the associated schematic and layout diagrams as necessary.

Table 7-1 Manual backdating changes

CHANGE 1 (2 part change) For Serial numbers 2520G000151 and lower.

Part 1: Relating to Board A10 - Power Supply

In Table 6-3 Replaceable Parts, make the following changes:

Parts List for A10, change part numbers and values of following capacitors to read as

shown:

A10 C2 0180-3546 C-F 820µF 200V A10 C3 0180-3546 C-F 820µF 200V

Note that these capacitor values result in time constants (of the circuits they form together with R3 and R4 respectively) of 80 seconds instead of the 100 seconds. Therefore, the corresponding values which appear in the SAFETY CONSIDERATIONS warnings of the Theory and Troubleshooting sections can be changed.

Change the values of these capacitors in schematic 10A.

Remove the existing board layout diagram and replace it with the one included here (some components are mounted in different positions).

CHANGE 1


Part 2 Relating to board A51, the Fine Timing Board:

The A51 type board differs significantly from the A52 type. Therefore, a complete service block with schematics, theory etc. is included here. Parts lists are also included. Replace the corresponding pages in this manual with the pages included here. It is recommended that you retain the removed pages and insert them in the rear of the manual.

| Color | New York | Color | C


 $\langle \cdot \rangle$

(_)



| Column | C

()



4

SERVICE BLOCK 5 (PART OF) FINE TIMING BOARD (A51)

THEORY OF OPERATION

Introduction

This part service block covers the Fine Timing Board type A51 (instead of A52) which is fitted to some model 8175A's. Note that in any case, it is installed only in those 8175A's which have Option 001 fitted.

The Fine Timing Board is based on the Buffer Board. It performs the same functions and also provides an additional "fine timing" (delay) capability. Its two functional modes are therefore:


- Buffer Mode
- Delay Mode

Buffer Mode

In buffer mode, the board is used either (in Parallel D.G. configuration) to sychronize all 24 data signals for minimum scew or, (in Serial D.G. configuration) to serialize the data for outputting from channels 0 and 2 of POD 0.

Delay Mode

In delay mode, the board performs the above stated "Buffer" functions and also: enables 4 channels (2 if Serial D.G.) to be delayed (compared to the same channels when non-fine timed) by between 20 and 40 ns (Parallel D.G.) or 0 to 20 ns (Serial D.G.). See the figure below.



Functional Description

The Fine Timing Board comprises the five main sections or blocks listed below. The distribution of these over the schematics is shown in the block diagram Figure 8-5-1. Table 8-5-1 at the end of the theory section, explains all the mnemonics used on the schematics.

Input Circuitry
Delay Circuitry
Output Circuitry
Latch/Tristate Circuitry
Device Bus Interface

INPUT CIRCUITRY (Schematic 51B, 51C)

All incoming differential ECL data-signals from connector J10 are converted into single ended signals by the line receivers U100-U106 and are then fed to the output circuitry.

In addition to this, the ECL data-signals 0-3 are connected to the low-level-triggered Latch U101A-D (schematic 51C). It synchronizes the data-signals 0-3 via the signal LATCH1 for Parallel configuration (see Figure 8-5-2). In Serial configuration, the latches are transparent (HSERIAL=High and LATCH1=constant Low).




Figure 8-5-2

The data-signals of channels 0 and 1 are fed to the channel switch NOR-Gate U110A-D, which feeds the inverted data-signals to the Latch U121A-D in delay mode (signal SWITCH0 = Low).

Data-signals of channel 2 and 3 are also connected to a channel switch NOR-Gate U120A-D. The inverted signals are controlled by the signal SWITCH1 = Low, and then they are fed to the Latch U121 B/C.

The low-level-triggered data Latch U121 gives a fixed delay to the data-signals 0-3 in delay mode via the signal LATCH1A (see LATCH TRISTATE CIRCUITRY explanation). In relation to the data-signals 0-3 in buffer mode the delay is 20 ns (see Figure 8-5-3).




Figure 8-5-3.

From the latches, the data-signals 0-3 go to the strobe generators U111, U112, U122 and U123. In delay mode the signals are fed directly to the following difference-amplifiers (Q200-231, R200-236, C200-231) because the signals LSTROBE 0/1 and LSTROBE 2/3 are high and HINPUTOFF is low. (The common input HINPUTOFF goes high only if the strobe RS-Flip Flops are set by the microprocessor.)

The difference amplifiers convert the data-signals to special levels (not ECL) to compensate the attenuation across the delay circuitry. The data-signals 0-3 are levelshifted by the temperature compensated current sources (Q240 - 271, R240 - 275, L240 - 270). These are used to compensate the base current of the last four delay line switches in the delay circuit (schematic 52D).

DELAY CIRCUITRY (Schematic 51D)

In delay mode, the data signals CH 0-3 can be delayed from 20 ns up to 40 ns by printed delay lines in 100 ps steps. They are switched in by the delay line switches U300-U335. (5.5 ns are used to compensate the scew between the data-signals 0-3.) The delay line switches (U300-315 and U320-335) route the data-signals through the corresponding delay lines. The switches are enabled by -12 V on pin 6 and pin 7 at open (see Figure 8-5-4).

The following is an operational description of one delay line switch (U300). Refer to Figure 8-5-4. Q1 and Q4 are switched on and Q2 and 3 are switched off. Q2 and Q3 would be switched on for zero delay by holding pin 6 open and pin 7 at -12 V. They also serve to compensate the delay across Q1 and Q4 in delay configuration. The diodes CR1-CR4 are used to decouple the capacitance of the analog switch from the base of the delay line switch-transistors.




Figure 8-5-4. Delay Line Switch

The analog switches U340-357 (Figure 8-5-4) under the control of the incoming signals LDEL01-LDEL38, control the voltages at pins 6 and 7 of the delay line switches. The voltage regulators U360 and U361 provide special voltages (-12 V, +12 V) for the delay line switches. The resistor dividers R300/301 - 334/335 compensate the base current of the last four delay line switches.

From the delay circuitry, the data signals 0-3 are fed, via the peaker/Buffer section schematic 51E, to the output circuitry.

OUTPUT CIRCUITRY (Schematics 51C, 51B, 51E)

This comprises two sections or blocks:

- Output section channel 0-3
- Output section channel 4-23

Output Section Channel 0-3 (Schematics 51B and 51C)

The data signals Channel 0-3 are fed from the delay circuitry (schematic 51D) to the peaking circuits L400-430, R400-432 (schematic 51C), to improve the signal characteristics. They are then fed to the buffers Q400-430 and U440. From here they pass to the strobe-RS-Flip Flops (U440-441) for channel 0-1 and (U450-451) for channel 2-3. In delay mode the data-signals 0-3 reach the quad-NOR-Gate U460 unchanged.

In delay mode, the data signals CH0-3 are then connected via U460 to the low level triggered output Latch U470 (schematic 51B) because the common input of U460 (LDELAY) will be low. The undelayed data signals CH0-3 (U100/2,3,14,15) will be prevented from passing through the quad-NOR-Gate U461, because its control signal (HDELAY) will be high. The data signals are then converted into differential signals by the Latch U470 (latched when signal LATCH2=Low) and fed to the output pod connector J501.

Note that if delay mode is not used (buffer mode), the delayed data signals CH0-3 cannot pass through U460 (LDELAY=High). In this case, the undelayed data signals will be fed to the output latch U470 via U461 (HDELAY set low).

In Serial D.G. configuration, (HSERIAL=High) the input data passes directly through the output latch because the latch enable signal (LATCH2) U470/20 is set low (latch is in transparent mode). In this mode channel 0 and channel 2 are used for the serial output patterns and channel 1 is the serial clock output (see also theory of the Data Board).

In Parallel D.G. configuration (HSERIAL = LOW therefore LATCH2 is able to follow the incomming latch-signals), the input data is latched to the output of U470 when the latch signal at pin 20 goes high. The differential output signals are now synchronized, and they are fed to the output pod connector J501.

Output Section Channels 4-23 (Schematic 51B)

This section is really of significance only in Parallel D.G. configuration. The input data signals 4-23 are synchronously latched (U471-474) to the output pod connectors J502 and J503 by the latch signals LATCH3 - LATCH5. The operation is the same as described for channels when non-delayed. In Serial configuration, parallel output data is available from channels 4-23 but with an 8 times slower pattern duration.

LATCH TRISTATE CIRCUITRY (Schematic 51A)

The incoming differential ECL latch signals (HLATCH/LLATCH), are converted into a single ended signal by the line receiver U107C. This is then fed to the NOR-Gate U109A, which provides the signal LATCH1, and to the delay lines 0.5 ns and 2.5 ns. Depending on the jumper connected, the signal is then fed to U109B/11-13. This gate provides the signal LATCH1A, which is delayed afterwards by DL1 with special jumpers. (Information about selection of these delay lines is described in the Adjustment Procedure for the Fine Timing Board.

The signals LATCH1 and LATCH1A are at a constant low level for Serial D.G. configuration because the signal HSERIAL is high. In Parallel D.G. configuration, they are able to follow the incoming latch signals since HSERIAL will be low. The incoming differential ECL latch signals (HLATCH/LLATCH) are converted into a single-ended latch-signal by the line receiver U107B, it is then fed to the dual-NOR-Gate U462. U462B splits it into signals LATCH3 - LATCH5 (which are able to follow the incomming latch signals) for the output latches U471 - U474. U462A conditions the latch-signal the different functions of LATCH2 via the control-signals HSERIAL and HDELAY (U462A).

When HSERIAL (U462A/6) is high (n Serial D.G. config.) or HDELAY (U462A/7) goes high in delay mode, LATCH2 is constant low. In buffer mode, HSERIAL is low (parallel mode), signal LATCH2 is able to follow the incoming latch signals.

The tristate signals are also conditioned in this section. The incoming differential ECL tristate signal is buffered by the line receiver U107A, split by the quad-NOR-Gate U463 and then fed to the output pod connectors J501 to J503.

DEVICE BUS INTERFACE (Schematic 51A, 51D)

This section's main function is to interface the board with the MPU and to provide all control signals for the board. The section comprises three main blocks:

Interface section Register section Scew adjust section

INTERFACE SECTION (Schematic 51A)

This section includes the Octal bus transceiver U560, the OR-Gate U561, the diodes CR500, CR501 and CR502, and the decoders U562 and U563. U563 is activated by the signals LCEN and LMHS as they go low. When HCL1 goes high and HCL2 goes low, the diodes CR500, CR501 and CR502, are pulled to low so producing the Fine Timing Board identifying code number (for the CPU) of decimal 51.

When HCL1 and HCL2 go low, U560 is enabled. U560 is in read mode when LRHW goes low, Data D0-D7 will be transmitted to the HDD0-7 data bus.

In the write mode (LRHW=High), all incoming TTL data (HDD0-HDD7) is fed to the latch register U500 to 540.

The address decoder U562 is enabled when HDA5 goes high plus LDBV low (low-device bus valid, see theory of MPU) and when the inputs HDA3 and HDA4 of U563 go low. U562 provides the latch signal for the latch register U540 when U562 is enabled and signals HDA2 and HDA1 are high and HDA0 low.

REGISTER SECTION (Schematic 51A, 51D)

The input data D0 - D7 from U560 is written into the registers U500 to U540 when the latch-signals LCONTROL 0-3 (generated by U562/7,11,12,13) goes low and latched to the outputs when the latch-signal goes high afterwards. The TTL-signals from U540 are converted into the required ECL signals by the TTL-ECL Translator U542.

SCEW ADJUST SECTION (Schematic 51A)

This section provides the information to enable the microprocessor to compensate for the scew between data channels 0-3 in delay mode (see Adjustment procedure of the Fine Timing Board). This information is buffered by the switches S500-503 and multiplexed to the data bus by the multiplexers U570-590 and the write readtransmitter U560 in the following way:

HDA1	HDA0	LRHW	LDBV	
0	0	0	0	read scew info channel 0
0	1	0	0	read scew info channel 1
1	0	0	0	read scew info channel 2
1	1	0	0	read scew info channel 3

NOTE:

The processor samples the settings of S500 - S503 during turn-on, and whenever (via NEXT/PREV keys) Fine Timing is changed from off to on ([Fine Timing off] to [Fine Timing on] etc.)

Table 8-5-1. F.T. Bd. A51 Mnemonics Explanation

The first letter in a mnemonic means:

H: high active L: low active

P: the rising edge of a signal is active N: the falling edge of a signal is active

Mnemonic	Explanation
D0 - D7	TTL-Databus 0-7 on the board.
CONTROL0 - CONTROL3	These signals write the delay-information in U500 - U530.
HCL1, HCL2	High Control Line 1, 2.
HDA0 - HDA5	Address-lines of the device bus.
HDD0-7	High Device Data 0-7
HDELAY	Enables the delay-mode of the Fine Timing-Board.
HINPUTOFF	Turns OFF the Delay signal at the Strobe-Generator in the Buffer-Mode.
HSERIAL	This signal indicates the Serial-Mode.
HSTROBE0/1, HSTROBE2/3	These signals low enable the Delay-Mode of the Fine Timing Board.
LATCHI, LATCHIA	Latch signals for the input latches U100 and U121. In Serial-Mode LATCH1 and LATCH1A are low. The input latches U100 and U121 are transparent.
LATCH2 - LATCH5	Latch signals for the output-latches U470-U474. In Serial and Delay Mode LATCH2 is low. The output latch U470 is transparent.

Low Card Enable.

LCEN

J18 MOTHER BORRED U300 - U357. It's the delay SWITCH0 is low in delay-mode. Channel 0 and 1 are enabled. SWITCH1 does the same with channel 2 and 3. This signal low enables the Delay-Mode of the Fine Timing Board. These signals high enable the delay mode of the Finetiming Board. Data for the Analog-Switches information. Low Master/High Slave. Low Read/High Write. LSTROBEO/1, LSTROBE2/3 SWITCHO, SWITCHI LDELI - LDEL38 LDELAY

LMHS

TROUBLESHOOTING (FINE TIMING BOARD A51)

Should a fault be isolated to the Fine Timing Board type A51, the theory of operation should be read and understood before proceeding with troubleshooting in this area.

CAUTION

Instrument must not be operated without cover over power supply and fan areas.

With power OFF, plug the Fine Timing Board into the 8175A test connectors Switch instrument ON, and Recall Standard Settings.

a) First check that the Power Supply Voltages at the following test points are correct:

± 50 mV +15V +12V +5V -52V -12V -15V TP +15V TP +12V TP +5V TP -5V TP -12V TP -15V


51B INPUT CIRQUITRY OUTPUT CIRCUITRY STROBE 510 510 **51E** REGISTER SECTION STONES **51**B

BLOCK DIAGRAM FINE TIMING BOARD 8175A

Low Device Bus Valid.

∧ TrDB∧

Backdating



b) For the test conditions shown in the table (configuration Par./Ser. and Fine Timing OFF or ON), confirm that the following ECL signal conditions are produced.

		SYSTEM Page		TIMIN Page	G
ECL Signal	U/pin	Parallel Mode	Serial Mode	Fine Timing OFF	Fine Timing ON
HDELAY LDELAY LATCH1	542/15 460/9 109/3	H able to follow HLATCH/ LLATCH	L	£ H	H L
LATCH1A LATCH2	121/6 462A/4		L	H able to follow HLATCH/	L
LATCH3,4,5	462B/12, 13,14	- 11 -	H able to follow HLATCH/ LLATCH	LLATCH -"-	H able to follow HLATCH/ LLATCH
HSTROBEO/1 HSTROBE2/3 LSTROBEO/1 LSTROBE2/3 SWITCHO SWITCH1	551/4 551/13 551/4 551/14 542/14 552/1	L L H H	L H H	£ H H	L L H H

c) Set 8175A:

```
CNTRL > CURSOR+ > NEXT = [Auto Cycle] > DATA > CURSOR+ = Period > 0.4 > DATA > NEXT > CURSOR+ = Address 0000 > ROLL+ = Address 0001 > CURSOR+ = POD2 CH7 > 1 24x > PROM > CURSOR+ = PROG1 > CURSOR+ = 1023 > 0001 > OUTPUT > NEXT = enabled > brue > Exec = UPDATE > START
```

TIMING > NEXT = [Fine Timing on]

Set scope to: 0.02us/Div and 0.05 V/Div.

Then measure with Scope Probe 10017A, that signals at following components (refer to the photos) are correct:

0.05V/Div


LATCHI

U101/6

LATCHIA


U121/6

The delay depends on connection of W1/W2 or W3 and of DL1




CH0 U101/10

Q Output U101/14




D Input U121/10

Q Output U121/14



Q 201 Coll.

With delay set to 40 ns, measure the signal at TP5



TP5.

Do the same check at the corresponding pins of channels 1, 2 and 3 related components.

Set the switch elements of S500 to the position shown (all to zero - 0). Press NEXT 2 times (to read in the new S500 settings).

Set 8175A: Timing Page (PAR)

[Fine Timing on]

CURSOR = Channel 0 20.0 ns delay.

For each delay value shown in the following table, measure with a DVM the TTL levels at the IC pins indicated. (Do not change the S500 setting!)


Delay	LDEL U500 /		01	02 5	03 6	04 9	05 19	06 16	07 15	08 12	\$500 setting
20.0	U300/6	-120	1	1	1	1	1	1	1	1	
20.1	U302/6	-120	0	1	1	1	1	1	1	1	000001
20.2			1	0	1	1	1	1	1	1	000010
20.3			0	0	1	1	1	1	1	1	
20.4	u304/6	- 12V	1	1	0	1	1	1	1	1	000100
20.5	ļ		0	1	0	1	1	1	1	1	
20.6			1	0	0	1	1	1	1	1	
20.7			0	0	0	1	1	1	1	1	
20.8	U306/6	- 12V	1	1	1	0	1	1	1	1	001000
20.9			0	1	1	0	1	1	1	1	
21.0			1	0	1	0	1	1	1	1	
21.1			0	0	1	0	1	1	1	1	
21.2			1	1	0	0	1	1	1	1	
21.3			0	1	0	0	1	1	1	1	
21.4			1	0	0	0	1	1	1	1	
21.5			0	0	0	0	1	1	1	1	<u> </u>
21.6	U314/6	- 12V	1	1	1	1	0	1	1	1	010000
23.2	U312/6	- 12V	1	1	1	1	1	0	1	1	100000
26.4	U310/6	- 12V	1	1	1	1	1	1	0	1	
32.8	U310/6	- 12V	1	1	1	1	1	1	1	0	
49.0	U308/6	- 12V	1	1_1_	1	0	1	1	0	0	

Set delay back to 20.0 ns then, for each of the S500 settings shown in the table above, check the corresponding TTL levels.

Note:


After making each new S500 setting, press NEXT 2 times (to read in the new settings).


Do the same test (at appropriate pins of IC's U510, 520 and 530 etc.) for channels 1, 2, and 3. Change switch settings of S501, 502, and 503 respectively.




 $\dot{\bigcirc}$

. *!*









()

()





REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION	REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION
A51 0817	-		AT-FINE IMG	A51 C230 A51 C231 A51 C360	998	0160-5728 0160-5728 0180-0197	C-F 1000PF 5% C-F 1000PF 5% C-F 2.2UF 20V
A51 C1 A51 C2 A51 C3 A51 C4 A51 C5	6 6 3 3	0180-2208 0180-2208 0180-2208 0180-1794 0180-1794	C-F 220UF10% 10V C-F 220UF10% 10V C-F 220UF10% 10V C-F 22UF 35V C-F 22UF 35V	A51 C361 A51 CR300 A51 CR301 A51 CR500 A51 CR501	6	0180-0197 1901-0376 1901-0376 1901-0535 1901-0535	C-F 2.2UF 20V DIO LOW LEAKAGE DIO LOW LEAKAGE DIO SCHOT HP2311 DIO SCHOT HP2311
A51 C6 A51 C7 A51 C8 A51 C9 A51 C10	6 8 8 8		C-F 220UF10% 10V C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A51 CR502 A51 DL1	9	1901-0535 1810-0616	DIO SCHOT HP2311 DELAY LINE 14PIN
A51 C11 A51 C12 A51 C16 A51 C17	8 8 8 8	0160-6080 0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A51 J9 A51 J10 A51 J501 A51 J502 A51 J503	22000	1251-7799 1251-7799 1251-7705 1251-7705 1251-7705	3X32 PLUG 3X32 PLUG CONN-POST 28CONT CONN-POST 28CONT CONN-POST 28CONT
A51 C18 A51 C19 A51 C20 A51 C21 A51 C22	8 8 8	0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A51 L240 A51 L250 A51 L260 A51 L270 A51 L400	1 1 1 0	9140-0129 9140-0129 9140-0129 9140-0129 9100-2251	IDCTR 220UN 5% IDCTR 220UN 5% IDCTR 220UN 5% IDCTR 220UN 5% COIL-CHOKE .22UH
A51 C23 A51 C24 A51 C25 A51 C26 A51 C27 A51 C28	8 8 8 8 8	0160-6080 0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A51 L410 A51 L420 A51 L430 A51 L440 A51 L441 A51 L450 A51 L451	000000	9100-2251 9100-2251 9100-2251 9170-0894 9170-0894 9170-0894 9170-0894	COIL-CHOKE .22UH COIL-CHOKE .22UH COIL-CHOKE .22UH CORE MAGNETIC CORE MAGNETIC CORE MAGNETIC CORE MAGNETIC
A51 C29 A51 C30 A51 C31 A51 C32	8 8 8 8	0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A51 MP4 A51 MP5 A51 MP6	6 7 3	1205-0033 08175-21704 08175-26106	HT-SINK TO-5 BUSHING SHORT PC PIN
A51 C34 A51 C35 A51 C36 A51 C37 A51 C39 A51 C40	8 8 8 8 8 8	0160-6080 0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A51 Q200 A51 Q201 A51 Q210 A51 Q211 A51 Q220 A51 Q221 A51 Q230	თთთთოთ	1854-0720 1854-0720 1854-0720 1854-0720 1854-0720 1854-0720 1854-0720	XSTR SI NPN HF
A51 C41 A51 C42 A51 C43 A51 C44 A51 C45	8 8 6 6	0160-6080 0160-3456 0160-3456	C-F .068UF 50VDC C-F .068UF 50VDC C-F 1000PF 1000V C-F 1000PF 1000V C-F 1000PF 1000V	A51 Q231 A51 Q240 A51 Q241 A51 Q250 A51 Q251	35252	1854-0720 1854-0392 1853-0086 1854-0392 1853-0086	XSTR SI NPN HF XSTR 2N 5088 XSTR 2N5087 XSTR 2N 5088 XSTR 2N5087
A51 C46 A51 C47 A51 C48 A51 C49 A51 C50	8 8 8 8	0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A51 Q260 A51 Q261 A51 Q270 A51 Q271 A51 Q400	52529	1854-0392 1853-0086 1854-0392 1853-0086 1854-0809	XSTR 2N 5088 XSTR 2N5087 XSTR 2N 5088 XSTR 2N5087 TRANS.2N 2369A
A51 C51 A51 C52 A51 C53 A51 C54		0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A51 Q410 A51 Q420 A51 Q430	999	1854-0809 1854-0809 1854-0809	TRANS 2N 2369A TRANS 2N 2369A TRANS 2N 2369A
A51 C55 A51 C56 A51 C57 A51 C58	8 8	0160-6080 0160-6080 0160-6080	C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC C-F .068UF 50VDC	A51 R103 A51 R104 A51 R105 A51 R106 A51 R113	26262	0757-0403 0757-0407 0757-0403 0757-0407 0757-0403	R-F 121 1% .125W R-F 200 1% .125W R-F 121 1% .125W R-F 200 1% .125W R-F 121 1% .125W
A51 C59 A51 C60 A51 C20 A51 C20	0 9	3 0160-6080 9 0160-5728 9 0160-5728	C-F .068UF 50VDC C-F .068UF 50VDC C-F 1000PF 5%	A51 R114 A51 R115 A51 R116 A51 R200	6260	0757-0407 0757-0403 0757-0407 0757-0401	R-F 200 1% .125W R-F 121 1% .125W R-F 200 1% .125W R-F 100 1% .125W
A51 C21 A51 C21 A51 C22 A51 C22	0 9 1 9 0 9	0160-5728 0160-5728 0160-5728	C-F 1000PF 5% C-F 1000PF 5% C-F 1000PF 5% C-F 1000PF 5%	A51 R201 A51 R202 A51 R203 A51 R204 A51 R205	6 5 7 6 0	0757-0407 0698-4462 0757-0721 0757-0407 0757-0401	R-F 200 1% .125W R-F 768 1% .125 R-F 274 1% .25W R-F 200 1% .125W R-F 100 1% .125W

	T.	I., p. p	1		Τ.		
REFERENCE DESIGNATOR	C D	H-P PART NUMBER	DESCRIPTION	REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION
A51 R206 A51 R210	5 0	0698-4462 0757-0401		A51 R322 A51 R323 A51 R324	9	0698-4458 0757-1094 0698-4458	R-F 590 1% .125W R-F 1.47K1% R-F 590 1% .125W
A51 R211 A51 R212 A51 R213 A51 R214 A51 R215	6 5 7 6 0	0757-0407 0698-4462 0757-0721 0757-0407 0757-0401	R-F 200 1% 125W R-F 100 1% 125W	A51 R325 A51 R326 A51 R327 A51 R328 A51 R329	99999	0757-1094 0698-4458 0757-1094 0698-4458 0757-1094	R-F 1.47K1% R-F 590 1% .125W R-F 1.47K1% R-F 590 1% .125W R-F 1.47K1%
A51 R216 A51 R220 A51 R221 A51 R222 A51 R223	5 0 6 5 7	0698-4462 0757-0401 0757-0407 0698-4462 0757-0721	R-F 768 1% 125 R-F 274 1% 25W	A51 R330 A51 R331 A51 R332 A51 R333 A51 R334	9999	0698-4458 0757-1094 0698-4458 0757-1094 0698-4458	R-F 590 1% .125W R-F 1.47K1% R-F 590 1% .125W R-F 1.47K1% R-F 590 1% .125W
A51 R224 A51 R225 A51 R226 A51 R230 A51 R231	6 0 5 0 6	0757-0407 0757-0401 0698-4462 0757-0401 0757-0407	R-F 200 1% .125W R-F 100 1% .125W R-F 768 1% .125 R-F 100 1% .125W R-F 200 1% .125W	A51 R335 A51 R400 A51 R401 A51 R402 A51 R410	9 0 7 2 0	0757-1094 0698-3435 0698-0082 0757-0403 0698-3435	R-F 1.47K1% R-F 38.3 1% R-F 464 1% .125W R-F 121 1% .125W R-F 38.3 1%
A51 R232 A51 R233 A51 R234 A51 R235 A51 R236	5 7 6 0 5	0698-4462 0757-0721 0757-0407 0757-0401 0698-4462	R-F 200 1% .125W R-F 100 1% .125W R-F 768 1% .125	A51 R411 A51 R412 A51 R420 A51 R421 A51 R422	7 2 0 7 2	0698-0082 0757-0403 0698-3435 0698-0082 0757-0403	R-F 464 1% .125W R-F 121 1% .125W R-F 38.3 1% R-F 464 1% .125W R-F 121 1% .125W
A51 R240 A51 R241 A51 R242 A51 R243 A51 R244	1 1 9 3 4	0698-3155 0698-3155 0698-4458 0757-0280 0757-0273	R-F 4.64K 1%.125 R-F 4.64K 1%.125 R-F 590 1% .125W R-F 1K 1% .125W R-F 3.01K1%	A51 R430 A51 R431 A51 R432 A51 R440 A51 R441	0 7 2 7 7	0698-3435 0698-0082 0757-0403 0757-0416 0757-0416	R-F 38.3 1% R-F 464 1% .125W R-F 121 1% .125W R-F 511 1% .125W R-F 511 1% .125W
A51 R245 A51 R250 A51 R251 A51 R252 A51 R253	1 1 9 3	0698-3155 0698-3155 0698-3155 0698-4458 0757-0280	R-F 4.64K 1%.125 R-F 4.64K 1%.125 R-F 4.64K 1%.125 R-F 590 1%.125W R-F 1K 1%.125W	A51 R442 A51 R443 A51 R444 A51 R445 A51 R450	7 7 5 2 7	0757-0416 0757-0416 0757-0399 0757-0403 0757-0416	R-F 511 1% 125W R-F 511 1% 125W R-F 82 5 1% 125W R-F 121 1% 125W R-F 511 1% 125W
A51 R254 A51 R255 A51 R260 A51 R261 A51 R262	41119	0757-0273 0698-3155 0698-3155 0698-3155 0698-4458	K-F 4.54K 1%.125	A51 R451 A51 R452 A51 R453 A51 R454 A51 R455	7 7 7 5 2	0757-0416 0757-0416 0757-0416 0757-0399 0757-0403	R-F 511 1% .125W R-F 511 1% .125W R-F 511 1% .125W R-F 82.5 1% .125W R-F 121 1% .125W
A51 R263 A51 R264 A51 R265 A51 R270 A51 R271	34111	0757-0280 0757-0273 0698-3155 0698-3155 0698-3155	R-F 4.64K 1%.125 R-F 4.64K 1%.125	A51 R480 A51 R500 A51 R501 A51 R502 A51 R600	33332	0698-3438 0757-0280 0757-0280 0757-0280 0757-0403	R-F 147 1% .125W R-F 1K 1% .125W R-F 1K 1% .125W R-F 1K 1% .125W R-F 1Z1 1% .125W
A51 R272 A51 R273 A51 R274 A51 R275	9341	0698-4458 0757-0280 0757-0273 0698-3155	R-F 3.01K1% R-F 4.64K 1%,125	A51 R601 A51 R800 A51 R801	4 4 4	0698-3439 0698-3603 0757-0984	R-F 178 1% .125W R-F 12 5% 2W MO R-F 10 1% 1/2W F
A51 R300 A51 R301 A51 R302 A51 R303 A51 R304 A51 R305	တ တတတ်တ	0698-4458 0757-1094 0698-4458 0757-1094 0698-4458 0757-1094	R-F 590 1% .125W	A51 RA101 A51 RA102 A51 RA107 A51 RA111 A51 RA112	5 1 5 5	1810-0273 1810-0203 1810-0712 1810-0203 1810-0203	R-NETW 10P 470X9 R-NETWORK 7X470 R-NETWORK 8 PIN R-NETWORK 7X470 R-NETWORK 7X470
A51 R306 A51 R307 A51 R307 A51 R308 A51 R309 A51 R310	ာ တတတတ	0698-4458 0757-1094 0698-4458 0757-1094 0698-4458	R-F 1.4/K1% R-F 590 1% .125W R-F 1.47K1% R-F 590 1% .125W R-F 1.47K1% R-F 590 1% .125W	A51 RA460 A51 RA461 A51 RA464 A51 RA469 A51 RA470 A51 RA471	5 1 1 8	1810-0713 1810-0203 1810-0712 1810-0712 1810-0769 1810-0769	R-NETWORK 10 PIN R-NETWORK 7X470 R-NETWORK 8 PIN R-NETWORK 8 PIN R-NETW.9X150 R-NETW.9X150
A51 R311 A51 R312 A51 R313 A51 R314 A51 R315	99999	0757-1094 0698-4458 0757-1094 0698-4458 0757-1094	R-F 1.47K1% R-F 590 1% .125W R-F 1.47K1% R-F 590 1% .125W R-F 1.47K1%	A51 RA472 A51 RA473 A51 RA474 A51 RA475 A51 RA476	0 8 8 8	1810-0769 1810-0381 1810-0769 1810-0769 1810-0713	R-NETW.9X150 R-NETWORK 7X150 R-NETW.9X150 R-NETW.9X150 R-NETWORK 10 PIN
A51 R320 A51 R321	9	0698-4458 0757-1094	R-F 590 1% .125W R-F 1.47K1%	A51 RA477 A51 RA478 A51 RA478	3 2	1810-0713	R-NETWORK 10 PIN R-NETWORK 10 PIN R-NETWORK 10 PIN

B	ENCE		U D DART		DE E = -	NENCE.	_	0 545-	7
	SNATOR	00	H-P PART NUMBER	DESCRIPTION	DESI	RENCE	C D	H-P PART NUMBER	DESCRIPTION
A51 A51	RA500 RA510	888	1810-0280 1810-0280	R-NETWORK 9X10K R-NETWORK 9X10K	A51 A51 A51	U331 U332 U333	3 3	0960-0685 0960-0685 0960-0685	HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT
A51 A51 A51 A51 A51	RA520 RA530 RA540 RA550 RA551	88888	1810-0280 1810-0280 1810-0206 1810-0206 1810-0206	R-NETWORK 9X10K R-NETWORK 9X10K R-NETWORK 7X10K R-NETWORK 7X10K R-NETWORK 7X10K	A51 A51 A51 A51 A51	U334 U335 U340 U341 U342	33888	0960-0685 0960-0685 1826-0740 1826-0740 1826-0740	HYBRID-CIRCUIT HYBRID-CIRCUIT ANLG SW ANLG SW ANLG SW
A51 A51 A51	RA552 RA553 RA1000	8 8 1	1810-0206 1810-0206 1810-0712	R-NETWORK 7X10K R-NETWORK 7X10K R-NETWORK 8 PIN	A51 A51	U343 U344 U345	8 8	1826-0740 1826-0740 1826-0740	ANLG SW ANLG SW ANLG SW
A51 A51 A51 A51	\$500 \$501 \$502 \$503	8 8 8 8	3101-2097 3101-2097 3101-2097 3101-2097	SW-SL 6-1A SW-SL 6-1A SW-SL 6-1A SW-SL 6-1A	A51 A51 A51	U346 U347 U350	8 8	1826-0740 1826-0740 1826-0740	ANLG SW ANLG SW ANLG SW
A51 A51 A51 A51	TP1 TP2 TP3 TP4	6 6 6	0360-2264 0360-2264 0360-2264 0360-2264	TEST POINT TEST POINT TEST POINT TEST POINT	A51 A51 A51 A51	U351 U352 U353 U354	8 8 8	1826-0740 1826-0740 1826-0740 1826-0740	ANLG SW ANLG SW ANLG SW ANLG SW
A51 A51	TP5 TP6 U100	6 6 4	0360-2264 0360-2264 1820-3461	TEST POINT TEST POINT IC MC 10H115 P	A51 A51 A51 A51	U355 U356 U357 U360	8 8 8 5	1826-0740 1826-0740 1826-0740 1826-0226	ANLG SW ANLG SW ANLG SW IC UA7812HC
A51 A51 A51 A51	U101 U102 U103 U104	2 4 4 4	1820-3576 1820-3461 1820-3461 1820-3461	IC DIG 10H175 IC MC 10H115 P IC MC 10H115 P IC MC 10H115 P	A51 A51 A51	U361 U440 U441	9 0	1826-0178 1820-2848 1820-2823	IC LM32OH-12 IC MC10H116P IC MC10H102P
A51 A51 A51	U105 U106 U107	4 4 9	1820-3461 1820-2848	IC MC 10H115 P IC MC 10H115 P IC MC10H116P	A51 A51 A51	U450 U451 U460	9 0 5	1820-2848 1820-2823 1820-3686	IC MC10H116P IC MC10H102P IC DIG.10H100
A51 A51	U109 U110 U111	9	1820-3435 1820-2823 1820-2822	IC MC10H209L IC MC10H102P IC MC10H105P	A51 A51 A51 A51	U461 U462 U463 U470	2 1 2 5	1820-2891 1820-3400 1820-2891 1820-3595	IC MC10H101P IC MC 10 H 211 IC MC10H101P IC DIGITAL100150
A51 A51 A51 A51	U112 U120 U121 U122	9 0 2 9	1820-2822 1820-2823 1820-3576 1820-2822	IC MC10H105P IC MC10H102P IC DIG 10H175 IC MC10H105P	A51 A51 A51	U471 U472 U473	5 5 5	1820-3595 1820-3595 1820-3595	IC DIGITAL100150 IC DIGITAL100150 IC DIGITAL100150
A51 A51 A51	U123 U300 U301	9 3 3	1820-2822 0960-0685 0960-0685	IC MC10H105P Hybrid-circuit Hybrid-circuit	A51 A51 A51	U474 U500 U510	5 6 6	1820-3595 1820-1730 1820-1730	IC DIGITAL100150 IC SN74LS273N IC SN74LS273N
A51 A51 A51	U302 U303 U304	3 3	0960-0685 0960-0685 0960-0685	HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT	A51 A51 A51 A51	U520 U530 U540 U542	6 6 6 1	1820-1730 1820-1730 1820-1730 1820-1173	IC SN74LS273N IC SN74LS273N IC SN74LS273N IC MC10124L
A51 A51 A51 A51	U305 U306 U307 U308	3 3 3	0960-0685 0960-0685 0960-0685	HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT	A51 A51 A51	U550 U551 U552	6 1 1	1820-1730 1820-1173 1820-1173	IC SN74LS273N IC MC10124L IC MC10124L
A51 A51 A51	U309 U310 U311	3 3 3	0960-0685 0960-0685	HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT	A51 A51 A51	U560 U561 U562	333	1820-2075 1820-1208 1820-1216	IC SN74LS245N IC SN74LS32N IC SN74LS138N
A51 A51 A51	U312 U313 U314	333 1	0960-0685 0960-0685 0960-0685	HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT	A51 A51 A51 A51	U563 U570 U580 U590	2 9 9 9	1820-1281 1820-1238 1820-1238 1820-1238	IC SN74LS139N IC-SN74LS253N IC-SN74LS253N IC-SN74LS253N
A51 A51 A51 A51 A51	U315 U320 U321 U322 U323	33333	0960-0685 0960-0685 0960-0685 0960-0685 0960-0685	HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT	A51 A51 A51	W1 W2 W3	5 5 5	1460-0579 1460-0579 1460-0579	WIREFORM WIREFORM WIREFORM
A51 A51 A51 A51 A51	U324 U325 U326 U327 U328	33333		HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT HYBRID-CIRCUIT	:				
A51 A51	U329 U330	3		HYBRID-CIRCUIT HYBRID-CIRCUIT					
<u> </u>		Ц	L	<u> </u>				1	1

Model 8175A Service

SECTION 8 SERVICE

8-1 INTRODUCTION

8-2 This section contains the information required to service the HP Model 8175A. The information includes theory of operation, troubleshooting, schematics, component layouts and block diagrams.

8-3 The schematics and component layouts are organized as Service Sheets, which are identified by a large number within a square in the lower right hand corners. These numbers (together with signal identifiers) are used for reference purposes within the theory/trouble shooting sections of the service blocks. Anindex detailing the board assembly/Service Sheet relationship, is given in Table 8-1*. Table 8-2 details the Service Blocks/instrument functions relationships. Schematic diagram symbols are given in Table 8-3.

	Assembly	Service Sheet
	Mother Board	1
A2	Keyboard	2
Α3	Display Driver Bd	-
A10	Power Supply Bd	1A - 1D
	CPU Board	2A-2G
A30	Clock Board	3A-3E
A40	Data Board	4A-4E
A50	Buffer or	50A-50B
	Fine Timing Bd 🔭 🤺	52A-52D

Table 8-1. Index of assemblies

*Note:

- 1. Referring to the Power Supply and Fine Timing boards, if your 8175A has a serial number lower than that given at the front of this manual, refer also to the Backdating section.
- 2. Assembly number A50 can be either a Buffer Board A50 or, (if Option 001) installed a Fine Timing Board A52.

8-4 SAFETY CONSIDERATIONS

8-5 This section contains warnings and cautions that must be followed for your protection and to avoid damage to the equipment.

WARNING

Maintenance described herein is performed with power supplied to the instrument, and protective covers removed. Such maintenance should be performed only by service-trained personnel who are aware of the hazards involved (for example, fire and electrical shock). Where maintenance can be performed without power applied, the power should be removed. When servicing is complete the After Service Check must be performed.

8-6 AFTER SERVICE CHECK

- 8-7 Execute the following checks when servicing is completed.
- 8-8 Disconnect power cord from line. Visually inspect interior of instrument for any sign of abnormal internally generated heat, such as discolored printed circuit boards or components, damaged insulation, or evidence of arcing. Determine cause and remedy it.
- 8-9 Check cabinet/ground pin continuity in accordance with IEC/VDE. Flex the power cord while making the measurement to detect any intermittent discontinuity. Check internal ground connections on boards and frame. Also check resistance of any front or rear panel terminals marked.
- 8-10 Check cabinet/line isolation in accordance with IEC/VDE. Replace any component which results in a failure, or refer to Production Memo or Service Note issued by product division for alternate action.
- 8-11 Check line fuse to verify that the proper value is installed.
- 8-12 Check that safety covers are installed.
- 8-13 Check that any co-axial and flat cables are properly connected. Check that all boards are correctly fitted and the required heatsinks are in place.
- 8-14 Inform Hewlett-Packard (internally, the responsible product division) of any repeated failures in the above tests or any other safety features.

8-15 SERVICE BLOCKS (THEORY/TROUBLESHOOTING)

8-16 The theory of operation and troubleshooting is divided into Service Blocks. Each of these, except the General Service Block, covers a complete function within the 8175A, The General Service block includes an overview of board functions and general points relating to troubleshooting, including a flowchart. This provides a fast means of isolating a fault down to a function. The technician should then proceed to the particular Service Block which deals with that function.

Table 8-2. Index of Service Blocks

Service Block	Functions
General	Overview and troubleshooting guide
1	Power Supply and Mother Board
2	CPU, Keyboard and Display Bd
3	Clock Board
4	Data Board
5 ,	Buffer/Fine Timing (OPT) Board

8-17 Tables and Figures within each Service Block are given three - digit codes e.g.,

Figure 8-3-1. The first digit refers to the Manual Section (8), the second digit to the Service Block and the third to the Figure Number.

Figure 8-3-1 therefore means: Section 8, Service Block 3, Figure 1.

8-18 IC INFORMATION

8-19 IC power supply pinouts and resistor array information etc. for each board assembly, is given on each schematic as required.






Figure 8-1. 8175A Board Identifier Block Diagram

Table 8-1 Schematic Diagram Symbols

NOTE: The following symbols conform as far as possible with ANSI Y 39.2, IEE No. 315 and ANSI Y 32.14. These standards should be consulted when further information is required.





Service




Figure 8-1, 8175A Board Identifier Block Diagram

Service




Figure 8-2. 8175A Functional Block Diagram

GENERAL SERVICE BLOCK

OVERVIEW AND TROUBLESHOOTING GUIDE

General

The purpose of this first "general" Service Block is to provide a brief overview of instrument/board functions. Figures 8-1 and 8-2 will help you to identify the boards and their main functions respectively. This will simplify and speed up the troubleshooting process.

Service Blocks 1 to 5 deal with instrument functions in depth. Each Block contains operational theory and a comprehensive troubleshooting guide.

Instrument Self-Test

At switch-on, with the 8175A configured via the HP-IB switch for normal Self Test, it will perform a self-test in order to ascertain that all circuits are functioning correctly. If a fault is detected, an error message will be displayed automatically. Any detected error will result in message identifying the faulty board being displayed. Depending on the type of the fault, the operator may be given the choice to continue using the 8175A or not. A more detailed or "Extended Self Test" is also available. This is described in the Troubleshooting information later in this section.

A flowchart (Figure 8-3) relevant to the previously described self test routines, is included. This will assist you in identifying the board/circuitry connected with any detected fault. In each case, a Service Block number is given alongside the error message. This is the service block that you should first refer to in order to begin in-depth troubleshooting. It may sometimes be necessary to refer to more than one Service Block in order to ascertain the location of the fault.

Shortform Functional Description of the Boards

You should refer to Figures 8-1 and 8-2 when reading the following paragraphs.

PWR (Power Supply) BOARD

This board supplies the various voltages which are used within the 8175A: +24V, +15V, +15V Video, +5V, -5.2V, -15V and -24V

The power supply uses the "switching technique" for converting AC to the seven DC Voltages.

MOTHER BOARD

All boards are interconnected via the Mother Board. The two internal buses (and the supply voltages) are distributed via the following connectors:

Device Bus and supply voltages: connectors J1, J3, J5, J7, J9, J11 and J13.

High Speed Device Bus: connectors J2, J4, J6, J8, J10, J12 and J14.

Note that connectors J13 and J14 are "test connectors". Any board can be plugged into them (instead of into its normal connectors) and the 8175A operated in the normal way. Although also possible for the PSU board, it is not recommended due to safety reasons!

CPU (Central Processor) BOARD

The CPU Board is the interface between the operator and the system. The CPU board provides the settings related information required by the Data, Clock and Buffer/Fine Timing boards. It also provides keyboard control, display generation, HP-IB interfacing and waveform formation. Whether under HP-IB or local (front panel) control, the CPU board is responsible for all data processing in the instruments.

The CPU board may communicate with compatible external devices via the HP-IB. HP-IB is a parallel bidirectional form of communication. Devices connected to the HP-IB may be either talkers, listeners or controllers. The HP-IB switch (A20 S701) has to be set so as to configure the 8175A for this bus.

DISPLAY Board and CRT

The display drive is an OEM assembly, and is not serviced by HP. The display assembly receives video and timing information from the CPU Board.

CLOCK Board

The Clock Board delivers the 100 MHz master clock and all high speed control signals for the Data Board. It enables the 8175A to be interfaced to external instruments via the Input POD and/or the inputs: EXT. INPUT, EXT. CLOCK INPUT and EXT. REFERENCE. It also provides eight flag outputs, these are auxiliary asynchronous outputs additional to the 24 main outputs from the Buffer/Fine Timing Board.

DATA Board

The Data Board generates the information for the 24 data channels, including the program segments requirements. Pattern timing duration is also generated on this board.

BUFFER/FINE TIMING Boards

The 8175A will include either a Buffer or, if Option 001 is installed, then a Fine Timing board. The Buffer Board either sychronizes all 24 data-signals for minimum scew between the channels in Parallel D.G. configuration or, serializes the data-signals to be output from channel 0 and 2 of POD 0 in Serial D.G. configuration.


The Fine Timing Board includes the capabilities of the Buffer board plus a "fine timing" capability. It therefore serves to:

synchronize or serialize the data channels and,

enables 4 channels (2 if Serial D.G.) to be delayed (compared to the same channels when non-fine timed) by between 20 to 40 ns (Parallel D.G.) or 0 to 20 ns (Serial D.G.).

Troubleshooting - General Points

Whenever an instrument fault is suspected, it is recommended that the 8175A be switched OFF and ON again. The normal (not Extended) self-test routine will then be executed. If a fault is detected, then a message indicating which board is involved will be displayed on the 8175A screen. The next step is to initiate the "Extended Self Test". This is done by switching the 8175A off, setting switch element 6 on the HP-IB switch to 1 (see figure below) and switching the 8175A on. The 8175A will now go through an extended self test routine and display a more specific error message. This can be interpreted by reference to Figure 8-3.



HP-IB Switch: Extended Self Test Setting

Remove the test (service) connector cover plate (MP9, see Fiure 6-1, Mainframe parts Identifier). Each board (CPU, Data, Clock and Buifer/Fine Tining) can be removed* and plugged into the test connectors as previously mentioned (see Mother Board description). Check that all cable connections (of any cables which have to be disconnected then reconnected) are made property.

*NOTE: To remove or replace a board, the Board Extractors (MP63 and 64) should be used.

Remove the upper two feet at the rear of the instrument by unscrewing the fastening screws.

Switch instrument OFF and remove power cord.

Preparing the instrument for Service

Remove the single screw securing the top cover to the rear panel.

લં


Slide the cover backwards and remove it.

Figure §3 includes information to assist you in cross-referencing error messages to the actual board/ circuit fault area. It should be noted that if a multiple fault condition occurs the error message displayed will be relevant only to the first fault detected. On successful diagnosis and recification of each error condition, the instrument will, after switch off and on (assuming a fault still exitial, display the error message related to the next detected error condition.


Instrument must not be operated without cover over Power Supply and Fan areas.

8175A service position [CAUTION] NOTEJn this instrument, both metric and lach threaded screws are used! Refer to Socian 6 to identify the inch threaded items.

Figure 8-3. Self Test Routine/Troubleshooting Flowchart



REF DE\$	GRID LOC	REF	GRID LOC	REF	GRID	REF	GRID LOC	REF	G
CI	B1/2	CRI	C/D2	MP10	E/F2/3	R43	D2	TP2	
čż	A/B1/2	CR2	C6	MPII	G2	R44	13	11P3	A.
C3	C/D3/4	CR3	D6	MP12	FI/2	R45	ii	TP4	- A
C4	B/C3	CR4	A6			R46	13	TP5	E
Ċs	B/C4	CR5	E6	MP13	11	R47	ii	TP6	E
	-,			MP14	G2/)	1,47		ייי ן	-
C6	B4/5	CR7	E5	MP15	AI.	R48	13	TP7	ES
C7	B4/5	CR8	ES	MP19	F/G3/4	R49	ii	TP8	E6
Č8	C4/5	CR9	E5	MP20	F/G3/4	R50	Ëi	TP9	D
C9	A6	CRIO	G4/5	1	1,05/4	R51	E2	TPIO	A
CIO	A6	CRII	F4	Qı	B5/6	R52	EI	TPII	E6
			•	Q2	C5/6	1		TPIZ	D
CH	A/B6/7	CR12	F4/5	Q3	G6	R33	E2	1712	
C12	A7	CR13	F/G4	Q4	G6	R34	ĒĪ	U)	E/
CI3	A7	CR14	F/G5	Š.	G/H6/7	R55	ĒŽ	U2	De
Č14	D5	CR15	ES		H5	R56	15	υŝ	G
Č15	D6	CR16	H6	Q6	113	R57	HS	U4	D5
•		1		R3	C3	1		ÜŠ	F5
CIS	D6	CR17	Đ4	R4	Č3	R58	GS	٠,	-
Čiž	D6	CRIS	G3/4	R5	C4/5	R59	H5	U6	Hté
Čia	D7	CR19	G2/3	R6	B6	R60	H5	ן טיי	
Či9	E6	CR20	E2/3	R7	õ	R67	16	Už	H5 A6
C20	E5	CRZI	D2	1	CO	R68	Ğ6	US	B7
-20		CKZI	132	R8	D4	100	00	Uio	
C21	F5	CR22	H2	R9	DS	R69	G6	0.0	G2
C22	F6	CR23	1/1 -	RIO	DS	R70	£6	UII	n
C23	E7	CR24	Éi	RII	D6	R71	£7	UIZ	Fi
C24	FS	CR25	E2	R12	D7	R72	G2	Ui3	FZ
C25	F7	CR26	G2	K12	υ,	R73	G2	U14	G2
	г,			R13	D6	1.77	U2	014	GZ
C26	F7	CRZ	G5	R14	D7	R74	F/G2	VRI	16
C28	F7	CR30	H5	R15	F5	R75	16	YKI	10
C29	F6	l	<u></u>	R16	F5	R76	16	1	
C30	G4	DSI	E4	RI7	F5	R77	16		
C3I	G4	DS2	15	I'''	rj	R78	16		
(3)	04	۱		RIS	F6	R79	1/16		
C32	G4	E	C2/3	RIP	F6	R80	H5	i	
C33	G5	EŽ	C3	R20	F6	Neo.	113		
C34	G5	l		R21	F5/6	RAI	D5		
C35	E4	FI	A2	R22	E6/7	RA2	F5	i	
C36	G/H6	l		1	20/	RAS	G6	1	
	G/H¢	FLI	A/B1/2	R23	E6	RA4	H5	1	
C37	H6	l		R24	E7	RAS	H5		
		11	J1/2/3	R25	Ē6	۱۳۸۶	7		
C38 C40	H6 F4	J2	13/4/5	R26	G4	RTI	CI ·	I	
		13	B5/6	R27	G4	RT2	či	l	
C41	F)	I]^4′	J4	RT3	C2	I	
C42	[/]3	Li	B/C3	R28	G4	RT4	D2	I	
~		1.2	B4/3	R29	G4	1747	92	I	
C43	1/12	1.3	B6/7	R30	G5	RVI		1	
C44	E2/3	14	C6/7	R31	GS	RV2	A5	!	
C45	D2	LS	1/33/4		GS		A4	l	
C46	G/H2	l.,		R 32	03	RV3	E1/2		
C47	H1/2	L6	G/HI	R33	ES	Ī.,			
		L7	F2			SI	B/C/DI	l	
C48	H2	L8	D/E1/2	R34	E5	S2	A3/4	1	
C49	11/2	1	_	R35	G6	SJ	H4	1	
CS0	E1/2	MPI	B/C5/6	R36	H7	54	H5	!	
CSI	E2	MP2	C5/6	R37	H6	I		I	
CS2	FI	MP3	F/G3/4	I		Ti	A5/6	l	
		MP5	1/31	R38	H6/7	T2	D/E/F3/4	l	
CS3	F1/2	MP6	FI	R39	H6	T3	C7		
C54	F1/2	I		R40	F4	T4	D7		
C55	H6/7	MP7	F2	R4I	F3	T5	C/D4/5		
C56	G/H5	MP9	A6	R42	E2/3	i			



<u></u>

SERVICE BLOCK 1 POWER SUPPLY AND MOTHER BOARD

THEORY OF OPERATION

Introduction and Block Theory

This service block covers Power Supply and Mother boards. The Power Supply is described first. The 8175A power supply comprises three main sections or blocks, these are: Primary, Control and Secondary. Figure 8-1-1 identifies them and the corresponding schematics. The various mnemonics used within block diagrams and schematics of this service block are explained in Table 8-1-1. A brief overview of the functions of each section follows. Then, detailed explanations of each are given.

PRIMARY SECTION.

The primary section provides a rectified and conditioned switching source of approximately +/- 150 V dc, and also a transformed supply for control circuitry power. The primary section also provides protection to the supply from AC input surge current and overvoltage conditions. The internal cooling fans also derive their supply from this section.

CONTROL SECTION.

Control voltage generation, modulation and switching are the main functions of the control section. In addition, failure indication (via LED's) and associated protective (auto Shutdown) action etc, are a function of this section.

SECONDARY SECTION.

The secondary section is responsible for filtering, rectification and feedback for the DC power supply. Also, the Power On Reset circuit and the high level power supply for POD's are within this section. All supplies to the Mother Board (and the PSU Boards' test connector) are output from here.

Detailed Theory of Operation

The following paragraphs provide detailed theory of operation of the Power Supply board. It is presented under three separate headings as previously mentioned. The schematic(s) to be referred to in conjunction with each section, are shown within brackets alongside the headings.

PRIMARY SECTION (Schematic 1A)

When the Line Switch (S1) is turned "ON", the power supply operation begins. AC line is supplied to FL 1 which filters the AC for radio frequency interference (RFI). According to the setting of the line select switch (S2), the primary section will operate in one of two modes, either 230 VAC or 115 VAC.

230 VAC OPERATION

When S2 is in the 230 VAC mode, all four diodes of the bridge rectifier (CR1) are used, so providing full wave rectification. However, the voltage across the + and - outputs of CR1 is still ~ 300 V. In the 230 VAC mode, the primary inputs of T1 will be in series and will therefore still have 115 VAC across each primary winding.

The varistors RV1 and RV2 on the primary side of T1 are for transient suppression.

The thermistors RT1 and RT2 provide surge current protection for CR1.

The fans, in either the 230 VAC or 115 VAC mode, will always have 115 VAC driving them.

115 VAC OPERATION

For the 115V AC mode, the circuitry works as a half wave rectifier. Notice the way that the neutral line is wired to the primary output of the bridge rectifier (CR1). Only two of the diodes of CR1 are used. These are the two that are connected to the AC line input of CR1. This configuration produces ~ 300 V across the + and - outputs of CR1. Furthermore, while in the 115 VAC mode the primaries of T1 are in parallel so that 115 VAC is across each primary.

The outputs of T1 are in parallel and have the same voltage across them during either the 115 VAC or 230 VAC modes.

SURGE CURRENT PROTECTION

Because input filter capacitors C2 and C3 are connected directly across the rectified line, a form of surge current protection is provided to limit line surges during turn on. Thermistors RT1 and RT2 provide this protection.



NOTE: Due to a thermistors' high negative temperature coefficient of resistance, it presents a fairly high resistance when cold (during turn on) and a very low resistance when hot.

OVERVOLTAGE PROTECTION

During an AC overvolt situation E1, E2, RT3 and RT4 provide protection to the supply. When the neon bulbs (E1 and E2) reach their maximum voltage limit (~ 240 V), they drop to a low impedance and draw current through the thermistors (RT3 and RT4) and discharge C2 and C3. Fuse F1 will then blow.

RFI SUPPRESSION

RFI is generated by unwanted frequency energy caused by the switching components in the power supply. Inductors L1 (balun) and C1 prevent this radio frequency interference from being conducted back into the AC line.



C2/R3 and C3/R4 have a discharge time constant of approx. 100 seconds. The primary voltage lines have ~ 300 V across them, + and - 150 Vdc to ground. The main filter bank, C2 and C3, contains enough energy to be a potential hazard to life, even with supply turned OFF. Therefore, wait at least five minutes for C2 and C3 to discharge before servicing the power supply board.

CONTROL SECTION (Schematic 1B)

Control Voltage Operation

As soon as the AC is switched ON, CR4 rectifies the AC and starts charging C11, a ripple filter for the 12 Volt regulator U8. The output of U8 lags the input by about 3 V on power up until it stabilizes at +12 V. U8 is the power supply for the +12 Vc (a control power supply used only on the power supply board). +12 Vc supplies U9 which is the +5 V reference source (+5 Vref).

The control section consists mainly of the circuitry which controls the operation of the pulse width modulator (PWM). Also included is the error detection and execution circuitry needed to control modulation.

PWM Overview (see Figure 8-1-2 Block Diagram PWM)

A pulse width modulator (PWM) requires four signals for proper modulation:

a reference voltage, a feedback from the output to compare with the reference voltage for error detection, feedback current from the output for output current limiting and a predetermined switching frequency.




Figure 8-1-2 Functional Block Diagram of a PWM

A PWM modulates its output transistors' pulse width (ON time) according to the demands of the system. In this manner, it controls the amount of current each switching transistor delivers and therefore controls the power. The PWM configuration used by this supply is for push-pull modulation. Push-pull modulation means that each internal open collector output transistor is turned ON alternately by the pulse-steering flip-flop. This configuration is determined by the output control input (OC) pin 13 being tied to the PWM's internal 5 V reference regulator pin 14.

PWM Soft Start

When AC is switched ON, capacitor C19 has not charged. This forces the dead-time control input (DT) pin 4 of U1, to follow the internal 5 V reference regulator output (Vref), pin 14. Note, when dead-time is high both outputs are disabled (100% dead-time). While C19 is charging through R71, the output pulse widths are allowed to modulate slowly until dead-time is low and max. modulation is allowed. Soft start is used to prevent large current surges which may occur on power up. Also, a soft start prevents a false signal, possibly created by control circuitry, from resetting the PWM during power up.

PWM Switching Frequency

The 42 kHz internal oscillation frequency of the PWM (U1), is determined by the RC time constant of R25 and C20 connected to pins 6 (RT) and 5 (CT) of U1. Therefore, each open collector output transistor (pin 8 and 11) turns ON and OFF alternately at about 21 kHz.

Modulation Control

If the + 5V feedback voltage at pin 1 of U1, is higher than the reference voltage at pin 2, the PWM determines that the output voltage is too high. It then reduces its output transistors pulse widths to within limits.

PWM Current Limiting/-5.2 Current Limit

This power supply uses fold-back current limiting (see Fig. 8-1-3).

The actual current limit value is determined by sensing the DC voltage developed across the internal resistance of L5 (schematic 1D 4/5). Current limiting is done by comparing this voltage with the reference voltage at pin 16 of U1. If the + CL input of the internal comparator (U1/16) goes higher than the -CL input (U1/15), determined by the divider R70/RA1 connected to +5 Vref, the PWM's internal comparator output (refer to Fig. 8-1-2) goes more positive and reduces the width of the output pulses. This then results in a reduction of the output current.




Figure 8-1-3 Fold-back Current Limiting

PWM Failure Execution

There are five failure execution circuits in the 8175A power supply. The effects of three of these failures on the PWM are covered here. The actual failure circuitry is covered later. Three of the failures affect the compensation/PWM comparator input (COMP) U1/3. The COMP input must be allowed to float during normal operation. If an error such as power current limit or a thermal shutdown occurs; pin 3 of U1 will be pulled high and the PWM's output transistors will be shut OFF.

When +5 V current limiting occurs, the PWM reduces modulation.



This circuit also uses fold-back current limiting. The DC component is taken from L6 (Schematic 1D 6 / 7) and is fed to U3d. The output of this circuit is then fed to the PWM's COMP input (U1/3). When a current limit occurs, pin 14 of U3 goes high, biases CR14, which makes pin 3 of U1 more and more positive and reduces the width of the output pulses.

This then results in a reduction of the output current.

U4 and U5 OPERATION

U4 and U5 are overvoltage sensors. Both U4 and U5 will turn ON an LED (P/O DS1) if an error condition is detected, they will generate SHUTDOWN. U4 and U5 work in the following manner. When the voltage at pin 2 exceeds the voltage at pin 7 by 2.6 volt, the output pin 8 latches high to turn ON the failure LED and generate SHUTDOWN. The capacitor on pins 3 and 4 of U4 and U5 determine the minimum amount of time that an error has to exist before they turn ON, thus preventing transient shutdowns.

POWER CURRENT LIMIT

U4 detects an error via T5. The change of current through the primary side of T5 (Schematic 1A) establishes a current flow in the secondary, rectified by CR17. This produces a voltage drop across R8, detected at pin of U4. If the voltage at pin 2 of U4 is greater than 2.6 volt (a slight delay is provided by C14), U4 latches at turns ON the power current limit LED "PL" (P/O DS1) and sets SHUTDOWN high which turns OFF U1.

THERMAL SHUTDOWN

The circuitry for U5 detects an over temperature condition and generates SHUTDOWN. Two normally closed thermal switches (S3,S4) are mounted on MP3. When the heatsink exceeds 110 degrees C, the thermal switch opens and U5 detects an error.

When pin 8 latches high, the thermal shutdown LED "TH" (P/O DS1) is turned ON. Then SHUTDOWN is generated and U1 is turned OFF.

FAILURE EXECUTION CIRCUITRY (Schematic 1 B)

+5 V OVERVOLTAGE

An overvoltage failure occurs when the +5 volt supply (schematic 1D \bigcirc) exceeds 6 volts making the voltage at pin 3 of U3A greater than the 5V reference (U1, Vref) on pin 2 of U3A. This in turn makes pin 1 of U3A go high, forcing two operations to occur. The first operation biases CR10 which keeps pin 3 of U3A high regardless of the overvolt condition. The second operation biases CR11, thus making the U2 output pin 16, 13 and 12 low. With U2 pin 12 low the "OV" (overvoltage) LED (P/O DS1) goes ON indicating an overvoltage failure. Furthermore, with U2 pin 16 and pin 13 low, U2 pins 11 and 10 are unable to deliver a switching frequency to the base drive transformers (T3 and T4). This turns OFF the supplies.

-5.2 OVERVOLTAGE

Except for polarity considerations, the -5.2 V overvoltage circuitry (U3B, CR12, CR13) operates the same as the +5 V overvoltage circuit. This circuit turns OFF when the -5.2 Volt supply (Schematic 1D (5)) exceeds -6.2 volt.

NOTE:If an overvoltage failure or SHUTDOWN occurs, the AC must be switched OFF then ON in order to reset the overvoltage circuitry.

CURRENT SWITCHING OPERATION

The open collector outputs, pins 11 and 8 of U1, are complementary and nonoverlapping. For zero on-time (zero modulation time), both outputs are high. As demand increases, each output stays low (at different times, non-overlapping) for a long period until one is going high as the other is going low or until one of the feedback signals limits the pulse duration. Each output is inverted through U2 (pins 11, 10), another open collector device, and alternately causes changing current through the primaries of T3 and T4. These transformers alternately turn Q1 and Q2 (schematic 1A) ON and OFF which causes the current in the primary of T2 to alternate.

The signals CC1 and CC2 (schematic 1D(8)/(9)) are inverted by U2 (pins 14 and 15) prevent or delay the switching of Q1 and Q2. For example, suppose the following condition exists:

The power supply is experiencing a heavy demand and must allow close to max. modulation to meet it. Q1 has turned ON per the request of the PWM and has pulled the one mode of T2 to the + primary voltage. The PWM tells Q1 to turn OFF and Q2 to turn ON. Q2 can turn ON immediately, but Q1 cannot turn OFF that quickly because of charge storage. The CC2 signal is a feedback signal from the secondary of T2 sense this condition and will not allow Q2 to turn ON until Q1 turns OFF and the voltage on the secondary of T2 stabilizes. To allow Q2 to turn ON sooner, would have the effect of shorting the + primary voltage to the primary voltage for a short period of time (an enormous waste of power not to mention damage to components).

SECONDARY SECTION (Schematics 1C/1D)

+5 V and -5.2 V Secondaries (Schematic 1D)

The operation of these two (of the four) switching supply secondaries is almost identical. The +5 V supply will be used as an example of their operation.

The alternating voltage in the center tapped secondary of T2 is full wave rectified by two Schottky diodes (CR 19) mounted on a heatsink (MP3). The R41/C41 is a snubber network that limits the dv/dt to protect the diodes. CC1 and CC2 (cross conduction 1 and 2) signals (8) and (9), prevent both switching transistors from being ON at the same time and shortening the + and - primary voltages together. L6 and C43 are the filter for the supply.

Except for polarity and signals CC1/CC2, the - 5.2 V supply is the same as the + 5 V supply. LED "NORM" (DS2) being ON indicates that the supply is operating properly.

+24 V, -24 V, +15 V, +15 Video and -15 V Secondaries (Schematics 1C/1D)

The alternating voltage of T2 is full wave rectified by CR20 and CR21. R42/C44 and R43/C45 form snubber networks to protect CR20 and CR21. L7 and C46/C47 and also L8 and C50/C51 filter the outputs of the rectifiers before they are regulated by U10, U11, U12, U13 and U14. The outputs of the regulators are filtered by C48, C49, C52, C53 and C54 before the voltages are supplied to the motherboard.

POWER ON RESET (Schematic 1D)

Dependent on + 5V supply conditions, U6 generates the HPSV-signal for resetting the microprocessor and disabling output relays until voltage is sufficient. The threshold voltage of approx. 4.8V, at R 37, is adjustable via R38.

If the + 5V equals the threshold at power on, the reset signal is delayed for approx. 40 ms by C36. HPSV becomes high (> 4.0 V) and the RAMS' on the microprocessor board are supplied by VBAT via Q3. At power down, the signal change is undelayed. The state, if the +5 V is lower than the threshold, will be indicated by P/O DS1 "LPS" ON. HPSV is then low and VBAT is not supplied.

The RAMS then get power from the NiCd-batteries on the Microprocessor Board.

HIGH LEVEL POWER SUPPLY FOR POD'S (Schematic 1D)

This circuit supplies a controlled voltage to the TTL/CMOS-PODs.

The voltage of DAC1 output controls the Output voltage HLPS via U7D and Q6 up to 10.7 V. The control gain is set by R58/R57. The output current is sensed by R59. Its voltage difference is then amplified by U7A and compared with the maximum threshold of U7B. When the current exceeds 715 mA, comparator output U7A pin 1 rises and pulls down output voltage to limit load current.

The following table explains the meaning of the various mnemonics used within this service block.

Table 8-1-1. Mnemonics Explanation

Mnemonic	Meaning and Explanation
+ 12 Vc	+ 12 V Control. This is the control voltage used throughout the supply. If + 12Vc is not in regulation, the supply will not operate properly.
+ 5 Vref	+ 5V Reference. This is the reference voltage used throughout the supply. If + 5 Vref is not in regulation, the supply will not operate properly.
PWM5Vref	Pulse Width Modulator 5 V Reference. A +5 volt reference from U1's internal reference regulator.
SHUTDOWN	This signal is generated in several places and is responsible for turning OFF the PWM U1 by pulling pin 3 high.
"PL"	Power Limit. When this LED is ON, a non-linear surge in current has occured in the primary section. When asserted, the PWM U1 is turned OFF.
"TH"	Thermal. Thermal switches S3 or S4 opens when the MP3 temperature is greater than 110 degrees C. When the "TH" LED is ON, PWM U1 is turned OFF.
"OV"	Over Voltage. When this LED is ON, either the +5 or -5.2 volt supply has exceeded its voltage limits. When asserted, the PWM U1 is turned OFF.

Mnemonic	Meaning and Explanation
"LPS"	Low Power Supply. + 5V is lower than + 4.8 V. Therefore, HPSV is low.
"NORM"	Normal. When this LED is on, the power supply is working correctly.
R+5	Return + 5. This is the current dependent + voltage. It is used by U3d to set the max. current limit.
R-5.2	Return -5.2. This is the current dependent - voltage. It is used by PWM U1 to set the max. current limit.
CC 1,2	Cross Conduction 1 and 2. Complementary signals used to prevent both switching transistors from being ON at the same time.
DAC1/HLPS	DAC1 voltage controls the output voltage of the High Level Pod Supply.
HPSV	High Power Supply Valid. This signal resets the microprocessor and latches of output relays if +5 V is higher than +4.8 V.
VBAT	VBAT. With HPSV high, Q3 supplies approx. +5 V to the RAM's on micro-processor board. If HPSV is low (unvalid), the RAM's are supplied by 2 NiCd-

batteries (+2.4 V) placed on Microprocessor Board. This provides DATA

Mother Board Information

All boards are interconnected via the Mother Board. The two internal buses (and the supply voltages) are distributed via the following connectors:

retention.

Device Bus and supply voltages: connectors J1, J3, J5, J7, J9, J11 and J13. High Speed Device Bus: connectors J2, J4, J6, J8, J10, J12 and J14. Note that connectors J13 and J14 are "test connectors". Any board can be plugged into them (instead of into its normal connectors) and the 8175A operated in the normal way.

Layout diagram 1 identifies the components on the board. Schematic 1 shows the distribution of the signals. Resistor arrays RA1 to RA8 are used to terminate the lines of the High Speed Device Bus.

Figure 8-1-1. Power Supply Block Diagram

TROUBLESHOOTING

General

Should a fault be isolated to the Power Supply Board (A10), the theory of operation should be read and understood before proceeding with troubleshooting in this area. A troubleshooting flowchart (Figure 8-1-4) is included. This is designed to simplify identification of the faulty component(s). In addition, a table (8-1-2) which shows for different test conditions, the expected voltage levels at pins of IC's U1, U4 and U5 is included.

WARNING

Troubleshooting and adjustments within the switched power supply area

MUST BE UNDERTAKEN with extreme care.

Harzardous voltages are present on this board

and dangerous energy is stored even after power is removed.

C2/R3 and C3/R4 have a discharge time constant of approx. 100 seconds.

The primary voltage lines have ~ 300 V across them, + and - 150 VDC to ground.

Therefore, wait at least five minutes for capacitors to discharge

before servicing the power supply board.



Instrument must not be operated with out cover over power supply and fan area.

Do not attempt to replace the 6 screws to fasten CR18, CR19, and U10 (on heatsink A10MP3) without a torque indicating screwdriver.

Tighten the 6 screws to 0.8 Nm torque maximum.

Introduction

Three different troubleshooting procedures are given. It is suggested that you use procedure 1 first and then go on to 2 or 3 depending on the result. Note that procedure 2 is basically a method of checking out the operation of the Control Section. Since it is done with the P.S. board removed from the 8175A and without AC supplied, the actual output voltages cannot be checked.

1. TROUBLESHOOTING USING THE LED FAILURE INDICATORS

Procedure:

By reading the flowchart Figure 8-1-4, and noting which of the corresponding failure indicating LED's are illuminated or not illuminated as appropriate, you can quickly confirm which sections of the Power Supply circuitry are functioning correctly or incorrectly. Note that when the P.S. board is operating correctly, only LED DS2 (NORM) will be illuminated. When any LED from group DS1 is illuminated, it indicates a fault condition.

On completion of this first procedure, go on to 2 or 3 as appropriate.

2. TROUBLESHOOTING WITH POWER SUPPLY BD REMOVED FROM THE FRAME

Procedure:

WARNING

Turn power OFF! Disconnect Power Cord!

Wait at least five minutes for capacitors C2 and C3 to discharge before servicing the power supply board.

Remove the Power Supply Board from the 8175A (disconnect FAN connectors).

Apply +15 V (max. +20 V) between TP2 and GND1. ("LPS" LED will switch ON).

Confirm first that the following voltages are correct:

TP3 TP4 TP11 (U1 Pin 14)
+12 Vc +5 Vref Vref
12V +/-100mV 5 V +/-100mV 5V +/- 100mV

Then check that the voltages in the appropriate section of Table 8-1-2 (Board out of Frame) are correct.

Confirm that the waveforms at the Test Points indicated on the schematics are correct. They are shown in the photos of Figure 8-1-5.

Disconnect one wire of Thermal Switch (S3).

Check that you get a "TH" Shutdown ("TH" LED is ON). Measure voltages at U1 and U5 (see Table 8-1-2).

Switch off the external power supply, and resolder the wire of S3.

With +15V at TP2, apply a DVM controlled positive voltage (+5V) to the +5V test pin on test connector TP1.

Check the function of "LPS" LED for following limits:

"LPS" LED OFF with test voltage >= +4.83V
"LPS" LED ON with test voltage <= +4.85V

Vary test voltage, and verify that "OV" LED turns ON between +5.6V and +6.2V.


Switch off all external power supplies. Disconnect the test voltage from the +5 V test pin of TP1.


With +15V at TP2, apply a DVM controlled negative test voltage (-5.2V) to the -5.2V test pin of TP1 ("NORM" LED turns ON). Vary test voltage, and verify that "OV" LED turns ON between -5.8V and -6.4V.

Switch off the external power supply, and disconnect the external voltages.


Install the board back in the 8175A, check that all cable connections are made properly, and turn Power ON.

After a few seconds the System Page [Configuration] menu should appear.





10 usecDIV 1V/DIV



10 us/DIV 0.1V/DIV

service

Service Model 8175A

3. TROUBLESHOOTING USING DVM AND SCOPE


Check that the output voltages at test connector (TP1) of A10 are as follows:

Test Connector TP1	Limit						
+5V	+ 3.00V +/- 50mV						
-5.2V	- 5.20V +/- 50mV						
+15V	+15.06V +/- 20mV						
+15V Video	+15.06V +/- 10mV						
-15V	-15.06V +/- 10mV						
+24V	+24.06V +/- 20mV						
-24V	-24.06V +/- 20mV						


Then check that the voltages in the appropriate section of Table 8-1-2 (Normal Working) are correct.

Confirm that the waveforms at the Test Points indicated on the schematics are correct. They are shown in the photos of Figure 8-1-6.

Refer to the flow chart (Figure 8-1-4).




10 usec/DIV 0.05V/DIV




10 usec/DIV 0.1 V/DIV

Signal CC1



10 usec/DIV 0.5V/DIV

Signal CC2



10 usec/DIV 0.5V/DIV

Figure 8-1-6. Signal Waveforms For Test Procedure 3

10 usec/DIV 1V/DIV





TABLE 8-1-2


			~ ~	•														
			8 7 (\$	Utvref Utvref Utvref Utvref	+12Vc	V1,2+	<u></u>			+10.5V	<u> </u>	ž	447V					
	ſ		V 0V	of Utvre	-+12Vc	<u>@</u>	<u> </u>	<u> </u>					>			<u> </u>		<u></u>
ΝM	TP2 FRAME)	<u>1</u> 86	L-100mV + 76mV			<u>~</u>	<u> </u>	- -	Т	-1.0V	⊣ – -	と 	/m96+		 - -		¥	
SHUTDOWN	PA PF	NORMAL WORKING	\$ £	# PWM	U1 12	=	\$	اُ			115	9 CO		 			770	2
"TH"	+15V DC 2D OUT	NOR	- ~	m 4		9 -	7	· — ·	_		~	 	4	_1		- ~	_ m	
	+15 (80ARD		+1.5V	+23V 0V	包	+3.3V	⊢ <	<u>运</u>		+12Vc	UNVref	+200mV	+200mV			₹	∑ ≥	8
			0V +3.3V	\$ \$	白	+3.3V	- <	(<u>a</u>)										
			0V +3.3V	+4.2V	臼	+3.3V	-	+5.1V	****	+12Vc	UtVref	√6.9 √	۰69۸				•	

()

8-31


Ç-6





ĺ

												_				_															_									
GRID LOC	දු කූ ද	<u>.</u>	9 18 18	C6/3	A/B1/2		, AB2	Z Z	A4	2/5	A4/5	& &	8	Ş	A/86	3	8 Bi		ij	68	35:	2 4	71	(2)	z z															
REF DES	U614 U615	71711	262	U618	2 S	,	563	5 5 5 5	565	3	11170	1712	27.2	22.5	U716	:	Y601 Y701		Test Point	m٤	38	ខខ	٤	38	ខខ	<u> </u>														
GRID	F3	e (32	į	5 Z	1/9	8	£	, E	E/FI	可证	ā	E/FI	E/F2	E/F3	•	E/F4	E/FS E/FS	E/F6	E/F6/7	E6/1	25	3	25	D3/4	Š Š	ž	ይጀ	2	និច	B/CI	CIV	<u>8</u> 6	B /C3	2	S .	್ರ ≩ಕ	B/C4	38	ខេត
REF DES	131	165	315	:	25	U318	0319	0350	U321	200	C402	240	C404	\$ \$	U409		U415 U415	25.5	24.8	U419	C420	785 C 285	caco Co	250	286	587	9	25.6	USI 1	2600	109D	C602	1,663	<u>8</u>	11606	93	2 2 2 2 2 2 2 2 2 2	019A	1190	259
GRID LOC	S &	A/B6	A/B6		15 9	운	Ŧ	 5	E/F4	2 E	§ 8	-	₹	9 V	16/	27.5	7,17	ì	1/33	1/14	1/35/6	97/1	H	H2	H/12	25	6/H3	6/H4	, (A)	G/HS	G/H6	6/H/6	5	Œ 5	正	52	6	388	3 E	පි
REF DES	R704	8708	R709		RA100 RA206	RA207	RA208	RA303	RA402	RA404	RA603		1 X X	S701	0101	7 C	2 2 2	<u> </u>	200	88	2 2 2	115	U202	3 S	0202	U206	220	225	7	U213	Siz	222	;	8 8 5 5	U303	2 2	11206	865	38	<u> </u>
GRID	2.5	ខេរ	ද්		 දි	30	ප	=	В	æ &	B2/3	A3/4	25	B4/5	888	£	Ξ£	H2	% 801/8	202	13/4/5	C/Q/ C/Q/	A6	C/7W	కే కొ	. Z	2	2	:	==	==	= =	:	H/I3 H7	£	ខ្លុំ ខ្លុំ	Z	EC	. ₹	\$ \$
REF	5695	86	8 8 8 8		2 E	2 8	C613	[Q.	C702	88	200	C706	C207	20°C	30	5	CR201	CR203	CR30 CR600	2	3 4	<u> </u>	1204	697	<u>5</u> 2	MP3	MP4	5	3	R101	R201	R203		R205	R210	7 20 X	B403	R405	R 700	R702 R703
GRID	F6/7	A/B7	2	: 21	22			<u> </u>	. z	75 7	٩.	= :	Ē =	21	: i	3 5	១១១	:8	8	88	33	ፚ	F3/6	88	<u>،</u> د	E	E	r 13	E	8	E3/4	2	õ	ES	28	à	22	ចខ	ខខ	Z Z
REF	m	BT	į	C 00	88	300		28	8 0 0 0 0	8 0 0	≘ :	8	38	33	3	88	388	88	C308	8	3 =	312	25	ŝŝ	38	C402	C403	2 <u>2</u> 2 5	298	C407	000 000 000 000 000 000 000 000 000 00	3	<u>2</u>	C412	200	C20	CSG	88	C602	88



Service Model 8175A



SERVICE BLOCK 2 CPU AND KEYBOARD

NOTE! IF CAN BOARD IS REPAIRED / REPLACED Dο PERFORMANCE TESTS PARAGRAPHS

INTRODUCTION

ADJUSTMENTS ON PAGE 5-4 $\frac{2}{5}$ 5-5 IF NECESSARY $\frac{4-21}{5}$ This service block provides the component level theory and troubleshooting information necessary to

service the CPU and keyboard.

The Display System used by the 8175 A is an OEM assembly and is not serviced by HP. The Display Driver, yoke and the CRT are each given a separate HP part number and should be ordered that way. Information to enable you to determine whether the Display System, (rather than the CPU system) is at fault, is included in the Troubleshooting section of this service block.

Note, the terms MPU and processor will be used throughout this manual in reference to the MC68B09E MICROPROCESSOR used on the CPU board.

Block Theory of Operation

Due to the large number of functional blocks within the CPU Board (refer to the block diagram Figure 8-2-1), an overview is first given of these. The order in which each block is described in the overview, is also used in the detailed theory of operation. This simplifies locating any required information.



CONTROL TIMING

The control timing section provides the CPU board with eight timing waveforms. Each waveform and its complement has a frequency of 1.27 MHz and the delay between each adjacent phase group is 50 ns. For example, P1 and P1N lead P2 and P2N by 50 ns.

RESET LOGIC

The purpose of this block is to keep certain key devices on the CPU board OFF while the power supply is turning ON. Different reset logic levels are provided.

MICROPROCESSING CIRCUITRY.

This includes the following sub-circuits:

MICROPROCESSOR UNIT (MPU)

The processor uses three 8-bit bi-directional data buses to communicate with other devices:

HDRW0-7 used for interfacing high impedance devices

HDBRW0-7 used to communicate with TTL devices

HDD0-7 used to reach low speed devices on the CPU board and to communicate or control the

other boards in the 8175A via the Device Bus.

Addresses A11-15 are used to select tasks from the Memory Management Unit (MMU). Physical Addresses 0-10 (HPA0-10) combine with addresses HPA11-20 from the MMU to form the Physical Address bus. Clocking of the MPU E and Q clock inputs is provided by the Control Timing Section.





MEMORY MANAGEMENT UNIT (MMU) 4318

Expanding the 64K addressable space of the processor, mapping and allocation of memory are some of the functions of the MMU. The MMU, controlled by the processor, outputs the Physical Addresses 11-20.

I/O - DECODING

This circuitry generates the select lines used to address the I/O devices on the CPU board which occupie IK of memory space (another 1K is reserved for the so called 'Device Bus' used for the communication between the CPU and the other boards in the 8175 A).

CONTROL LATCHES

The processor uses these latches to control and/or enable several functions on the CPU board.

INTERRUPT PROCESSING

This circuitry is responsible for sampling and masking interrupts. The status of all interrupting devices is available to the processor. The MPU sets the priority for each interrupt, masks out lower priority interrupts, and services the interrupt with the highest priority. The priority and masking of each interrupt is determined by firmware.

HP-IB

Communication between separate systems is done over a high speed communications link called "Hewlett-Packard Interface Bus (HP-IB)".

SYSTEM STATUS SWITCH

The HP-IB requires a device address, and a controlled status on the bus. This status is determined by the settings of the system status switches which also select the level off self-test (normal or extended) executed by the 8175A each time the power is turned on, and whether this 8175A is the Master or Slave then two machines are connected together.

ROM AND ROM-SELECTION

The eight 16K word * 8 bit ROMs used by this system are each selected by an addressable 1 of 8 demultiplexer.

WAVEFORM FORMATTER

The purpose of the Waveform Formatter circuitry is to convert the output data information into an appropriate waveform shown on the CRT. The data is sampled for a low or high level or an edge. The information (or the symbols that make a waveform) is then displayed in the full-field graphics area via the dynamic RAM and the graphics buffer.

STATIC RAM, STATIC RAM SELECTION AND BATTERY-BACKUP

The four 8K words * 8 bit static RAMs used in the 8175 A are each selected by an addressable 1 of 8 demultiplexer. To keep their data information even at POWER OFF, the four chips are buffered by a battery which is activated each time the power is turned off.



DYNAMIC RAM

The CPU board also uses eight 64K word * 1bit dynamic RAMs. These RAM can be addressed by three devices (MPU, full-field scanning counter and CRT controller). During each processor cycle, two of them address the RAM (MPU and scanning counter or MPU and CRTC). The output data from these RAMs is latched to an HRAD0-7 bus that can be read by the CPU (over HDRW0-7) or used by either the Character ROM (to generate alpha-numeric symbols) or the graphics buffer to show the data waveforms on the screen.

TIMING CONTROL FOR DYNAMIC RAM

This block generates the timing signals (LCAS and LRAS) necessary to read and write from dynamic RAM. From the three groups which are able to address the dynamic RAM (MPU, full-field scanning counter and CRT controller) only one device is enabled at a given time. The sixteen addresses generated by the active device are then multiplexed by the Address Multiplexer Select (AMS) line into two eight bit address words loaded into the RAMs with LRAS and LCAS.

FULL-FIELD SCANNING COUNTER

This block provides the X and Y scanning information for RAM when graphics information is shown in the graphics area of the display. To provide RAM refresh, the scanning counter access the RAM during each retrace of the beam, even if no graphic mode is active.

CRT CONTROL

This includes the following functions:

CRT CONTROLLER (CRTC)

The CRTC is the interface between the Display System and the processor. Controlling CRT scanning, retrace execution, and cursor positioning are some of the functions of the CRTC. Like the MPU, the CRTC is only allowed to address the dynamic RAM at the proper time in a processor cycle. This is determined by the ON time of the CRT control multiplexers. At this time the full-field scanning multiplexers are disabled and vice versa.

CHARACTER ROM

The Character ROM converts the ASCII code for a given character into the 9 * 16 dot pattern used by this system to display characters. The data output is loaded into the display data shift register where it is serialized and sent to the display.

DISPLAY DATA SHIFT REGISTER AND DISPLAY DATA LATCHES

This block takes parallel display information by either the character ROM or the graphics buffer. The information is converted into a serial data stream and mixed with cursor and video brightness information. This data is then captured by the display data latches and supplied as video information to the display driver.

GRAPHICS OUTPUT BUFFER

The graphics output buffer routes the graphic information (generated by the Waveform Formatter and stored in dynamic RAM) to the display data shift register. When scanning of the full-field graphics takes place, this circuit will be ON and the character ROM will be OFF.

DISPLAY CONTROL

The functions of this block are enabling and disabling of: character ROM or graphics output buffer full-field scanning or CRTC address multiplexers Service Model 8175A

KEYBOARD CONTROLLER

Scanning of the keyboard and the four status LEDs from the front panel BNC ports is done by this block. The keyboard controller scans each row and column of the keyboard for a closed switch. When a change in the switch matrix is found, the processor is sent an interrupt request. The four status LEDs are scanned out of the internal RAM of the keyboard controller which is manipulated by the MPU.

KEYBOARD SWITCH PAD AND STATUS LEDS

The keyboard is a switch pad consisting of 39 keys, or switches, wired in a 6 * 8 row/column matrix. The four LEDs used to signalize the active state of the front panel BNC ports are also located on it.

TIMER

The Programmable Timer Unit (PTU) is controlled by the MPU. It provides a clock signal for the interface chip (either HP-IB or RS 232C), a signal source for an audio feedback beeper and different interrupt requests lines used by the MPU for synchronization or the real-time clock feature.

DEVICE BUS INTERFACE

To communicate with the other boards of the 8175 A and with the slow analog circuitry on the CPU board itself, the MPU uses the so called 'Device Bus Interface' which consists of address, data and control lines only changing their state then communication is needed.

ANALOG CONTROL CIRCUITRY

Three 8-bit Digital to Analog Converters are situated on the CPU board, they serve to control reference voltages.

Detailed Theory of Operation

The following paragraphs provide detailed theory of operation including the interfacing of the key-board and Display System to the CPU. The schematics to be referred to are shown in brackets alongside each heading.

CONTROL TIMING (Schematic 2C)

A 20 MHz clock, derived from the 40 MHz main clock-oscillator Y 701 by D-flip-flop U 716E and NAND gate U 715C, is buffered by NAND gates U 715B and U 715A. It is then used to clock eight ones and then eight zeros through the two 4-bit D-registers U 710 and U 712. Because the Q output of each D-register is the input for the following phase (that means P0 is the input of P1, P1 is the input of P2, and P7N feeds back to the input of P0), U 710 and U 712 form an 8-bit shift register which is forced by U 715D to power up in a twisted-ring configuration.

Each phase P0...P7 and also their complements P0N...P7N, has a frequency of 1.27 MHz and a duty cycle of 50 %. The delay between adjacent phases (e.g. P3 and P4) is 50 ns caused by the 20 MHz clock signal.

RESET LOGIC (Schematic 2A)

The purpose of this circuit is to keep certain circuitry on the CPU board OFF while the power supply is turning ON. The signal concerned with this - HPSV - is generated by the power supply board A10. It has a TTL low level (<0.4 V) and a minimum high level of 4 V which is necessary for the input level requirements of RST input of MPU U321/37 and MMU U318/20. This signal is also used to inactivate (HPSV = L) the chip select circuitry of the static RAM via the transistor array U217 (schematic 2B). All other devices on the CPU board use the High or Low Master Reset levels of the signals HMR or

LMR, derived from HPSV by the NAND gate U 105 C and the Inverter U 322 A.

MICROPROCESSING CIRCUITRY (Schematic 2A)

The processor U321 used by the 8175A is an MC 68B09E microprocessor unit (MPU). The MPU is an 8-bit processor capable of addressing 64K bytes of memory. However, along with the MC68B29 Memory Management Unit (MMU) U318, up to 2M bytes of memory is addressable. Table 2-1-1. is the Physical Address-to-allocation (memory map).

Table 8-2-1. Physical Address to Function Allocation

Physical Address	Function						
00 0000Н	Not Used						
05 FFFFH	Not Oseu						
06 0000Н	Device Bus						
06 03FFH	Device Bus						
06 0400H	CPU I/O						
06 07FFH							
06 0800Н	Not Used						
11 FFFFH	Not osca						
12 0000H	ROM						
13 F7FFH	KOM						
13 F800H	Not Used						
13 FFFFH	Not osed						
14 0000H	Dynamic RAM						
14 FFFFH	Dynamic Kam						
15 0000H	Static RAM						
15 7FFFH							
15 8000H	Not Used						
IF F7FFH							
1F F800H	ROM						
IF FEFFH							
1F FF00H	MMU						
IF FF7FH							
1F FF80H	ROM						
1F FFFFH							

Service Model 8175A

MPU OPERATION

The MPU U321 communicates and controls the system via an 8-bit bi-directional data bus HDRW0-7 which is buffered by Bus Tranceiver U 503 into a second 8-bit bi-directional data bus HDBRW0-7. The processor addresses the system via 16 output lines. The first 11 of these address lines (A0-10) are latched by octal D-latches U 319 A and U 320 to provide hold considerations and buffering. The remaining 5 processor address lines (A11-15), are used to select one of the 32 task registers in the MMU which then outputs ten physical address lines (PA11-20). Some of these lines are latched and buffered by octal D-latches U 319 A,B and 4-bit latch U 417, before they are combined with HPA0-10 from the processor to form the address bus HPA0-20.

The clock inputs to the MPU are Q and E. Both of them are derived from phases of the control timing, that means each clock has a frequency of 1.27 MHz. The quadrature clock Q (P1N) leads the E clock by approximately 200 ns.

The read/write output indicates the direction in which data is being transferred on the data buses HDRW0-7 and HDBRW0-7. When this line is high, data is being read on the bus. When the read/write output is low, the MPU is writing to the bus.

The Bus Available (BA) U321/6 and Bus Status (BS) U321/5 outputs from the MPU provide the MMU with information about the class of bus operation for each cycle. The following is the MPU state truth table for the BA, BS outputs:

BA	BS	Definition of MPU States
0	0	Normal Running Mode
0	1	Interrupt Acknowledge (RST or IRQ)
1	0	SYNC Acknowledge (not used by the 8175A)
1	1.	HALT or Bus Grant (not used by the 8175A)

The NMI, FIRQ, and Halt interrupt inputs to the processor are not used. However, the Interrupt Request line (LIRQ) to the processor (U321/3) is used. When an interrupt is detected in the interrupt circuitry, the LIRQ line is pulled low. With LIRQ low, the processor then initiates an interrupt sequence, provided the condition code register bit (I) is clear.

The RST input to the processor (U321/37), when asserted low, will RESET the processor until the RST line is high again.

Note: The processor will execute the present bus cycle before going to a RESET state.

MMU OPERATION

The Memory Management Unit (MMU) U318 is used to expand the 64K byte addressable space of the processor to a maximum of 2M byte. Expansion is achieved in two steps as follows:

- (1) Loading the MMU is done when addresses A11-15 are all ones, the Register Access (LRA) line encoded from addresses HPA7-10 is active low. In this case, the addresses HPA0-6 from the processor select via the RS0-6 inputs which memory location inside the MMU is written to or read from the MPU via the bi-directional data bus HDRW0-7. In this mode, up to 4 blocks (Tasks) each consisting of 32 locations of 10-bit mapping RAM are loaded together with the internal MMU registers, one of them (5-bit task register) specifies which task is active.
- (2) Using the MMU as an address-expander is done (with LRA inactive) only by addressing the MMU through A11-15 from the MPU. These five addresses select one of the 32 RAM-locations of the active task. The MMU therefore outputs the corresponding 10-bit content as the ten Physical Address lines (PA11-20). If A11-15 are all ones, the 128 bytes occupied by the MMU (LRA = low) can't be used for other devices (see memory-map in Table 8-2-1).

The MMU uses the same reset signal as the processor and the MPU determines the read/write status of the MMU via its R/W signal.

Also, the E clock is shared by MMU and MPU. The Q clock of the MMU leads that of the MPU by 50 ns to shorten the time where the addresses PA11-20 are in tristate.

I/O DECODING (Schematic 2A)

To select, or enable, an I/O operation and/or device, the so called I/O Strobe lines LIS 0-F are used. These signals are generated by the addressable 1 of 8 demultiplexers U 303 and U 305. The address of these two demultiplexers are formed from HPA9-10 and HPA20N by the NAND gates U402 A and D. The desired output is then selected via HPA6-8.

To avoid glitches on these select lines, the third enable signal for U303 and U305 is formed by the AND-OR-INVERT gate U 709A from timing signals (P3N, P4N and P6N) and the read/write signals HR, HW. Therefore, in read or write operation, this signal occurs when all other inputs are stable and changes before the others change their state. Table 8-2-2 shows the relation between I/O strobe and related function.

Table 8-2-2. Relationship between I/O, Strobe and Related Functions

Physical Ad	dress	I/O Function		Strobe Mnemonic					
0EC00H	••	0EC3FH	read HP-IB address switch	LIS 0					
0EC40H	••	0EC7FH	read Interrupt Status	LIS 1					
0EC80H		0ECBFH	write Interrupt Mask	LIS 2					
0ECC0H		0ECFFH	write Formatter	LIS 3					
0ED00H		0ED3FH	write Control Latch U 501	LIS 4					
0ED40H		0ED7FH	write Control Latch U 502	LIS 5					
0ED80H	••	0EDBFH	not used	LIS 6					
0EDC0H	••	0EDFFH	not used	LIS 7					
0EE00H		0EE3FH	HP-IB controller	LIS 8					
0EE40H		0EE7FH	read/write CRT controller	LIS 9					
0EE80H		0EEBFH	read Keyboard controller	LIS A					
0EEC0H	••	0EEFFH	write Keyboard controller	LIS B					
0EF00H	**	0EF3FH	read/write ACIA (RS 232C)	LIS C					
0EF40H		0EF7FH	read Timer	LIS D					
0EF80H	••	0EFBFH	write Timer	LIS E					
0EFC0H	••	0EFFFH	not used	LIS F					

CONTROL LATCHES (Schematic 2A)

The processor outputs control information onto the bi-directional data bus HDBRW0-7 and clocks it into one of the two octal D-flip-flops U 501 or U 502 via the I/O-select lines LIS 4 or LIS 5. The resultant sixteen outputs are then used to control various system functions. Each control latch bit assignment is given in the following table (Table 8-2-3).

Table 8-2-3. Control Latch Bit Assignment

IC- Nr.	Name of Cntrl- bit	Bit pos. on HDBRW	logic level	Function controlled by this bit
U501	CL 0	0	*	LSB of graphic page
	CL 1	1	*	MSB of graphics page
	CL 2	2	Н	enables HVSYNC
		•	L	only alphanumeric CRT operation
	CL 3	3 ′	Η.	alphanum. and graphic operation
	CL 4	4	**	LSB of CRT Controller page
	CL 5	5	**	MSB of CRT Controller page
·····	CŁ 6	6	X	not used
	CL 7	7	X	not used
	CL 8	0 '	L	enables MPU to addr. ROM0 (U210)
· U502			H	disables MPU to address ROM0
		1	L	disabl. FORMATTER to addr. ROM0
	CL 9		\mathbf{H}^{+}	enabl. FORMATTER to addr. ROM0
	CL A	2	Н	allows 8175A to be HPIBcontroll.
			L	normal Device Bus operation
	CL B	3	Н	only read cycle on Device Bus
	CL C	4	X	control line HCL 1 \ used for
	CL D	5	X	control line HCL 2 / (***)
	CL E	6	L	clears HTI2 interrupt
	CL F	7	L	clears HTI1 interrupt

NOTE: (* or **): The combination of these two lines determine which 16Kbyte segment of the 64k bytes dynamic RAM is used for CRTC or graphic display operation

LSB	Kilo byte segment
0	015
1	1631
0	3247
1	4863
	0 1 0 1

(***): These two lines control the main functions of the Device Bus receivers:

	HCL2	HCL1	Function
	0	0	enables data bus
[(0	1	read board code
	I	X	not used
!			

INTERRUPT PROCESSING (Schematic 2A)

Eight different interrupts can be generated in the 8175A from five interrupt sources:

High Device Bus Interrupt (HDBI) U322E/10, is an interrupt signal derived from the common Low Device Bus Request (LDRQ) line (J3/11) used from the other boards to signal a request to the MPU.

High KeyBoard Interrupt (HKBI) signals a change in the keyboard matrix.

High Timer Interrupt 1-4 (HTI1-4) are the four interrupt signals generated by the programmable timer unit U701 (Schematic 2F).

High RS 232C Interrrupt (HRSI) is generated by the ACIA used for the RS 232C option of the 8175A. Note, this not currently available.

High HP-IB Interrupt (HIBI) is used to signal the interrupt request of the HP-IB controller U 702 used in the standard version of the 8175 A.

Each interrupt is given a specific firmware priority so that, if two or more interrupts occur simultaneously one will be serviced before the other. Interrupt priority is done by masking out the lower priority interrupts with a zero written into the octal D-latch U602. That means, those interrupts can't propagate through their respective NAND gate U601 or U603. Only the highest priority interrupt is given a one in U602 so that it passes its NAND gate thus, making the Interrupt Request (LIRQ) line low to the processor. The MPU will then service the interrupt, clear the device's interrupt request line, read the interrupt status buffer U600, and change the interrupt mask in U602 to sample the next highest priority interrupt.

HP-IB INTERFACE CIRCUITRY (Schematic 2A)

The Hewlett-Packard Interface Bus transfers data and commands between systems via 16 signal lines. The interfave functions for each system component are performed within the component so only passive cabling is needed to connect systems. The cables connect all instruments, controllers, and other components of the system in parallel. The following is a description of the inputs to the HP-IB controller, and the outputs as they relate to interface operations.

MPU TO HP-IB INTERFACE.

HP-IB controller U702 communicates via thirteen memory mapped registers. Six of the registers are read from, and seven are written to. The registers are used to pass control data to, and status information from, a system component. HPA2-0, connected to the register select lines (RS2-0), are used to select a particular register. A low on the chip enable line (CE) indicates that the processor is doing either a read or write from the selected register. Note that each combination of RS2-0 can indicate one of two different registers depending on whether a read or write operation is occurring. For example, a write operation with RS2-0 = 110 indicates a Parallel Poll register access, but a read to the same location indicates a Command Pass Through register access.

Reading or writing to a register is indicated by the level of HPA3. A high indicates an MPU read and the Data Bus In (DBIN) line will be asserted. When low, the Write Enable line (WE) is asserted and the MPU will write to a register. Data transfer are via the bi-directional data lines HDRW0-7 attached to the D7-0 lines of U702.

HP-IB INTERFACE LINES AND OPERATIONS.

The eight data I/O lines (DIO1-8) are reserved for the transfer of data and other messages in a byte-serial, bit-parallel manner. Data and message transfer is asynchronous and is coordinated by three hand-shake lines: Data Valid (DAV), Not Ready For Data (NRFD), and Not Data Accepted (NDAC). The other five lines are for management of bus activity. See Figure 8-2-2 for HP-IB signal lines.

Devices connected to the bus may be talkers, listeners, or controllers. The controlling device dictates the role of each of the other devices on the bus by setting the attention line (ATN) true (low true) and sending talk or listen addresses on the data lines.

The MPU reads the rear panel switches to determine its device bus address and loads this into the HP-IB controller. While the ATN line is true, all devices must listen to the data lines. When the ATN line is false, only devices that have been addressed will actively send or receive data; all other ignore the data lines.

Several listeners can be active simultaneously but only one talker can be active at a time. Whenever a talk address is put on the data lines (while ATN is true), all other talkers are automatically unaddressed.


Information is transmitted on the data lines under sequential control of the handshake lines (DAV, NRFD and NDAC). No step in the sequence can be initiated until the previous step is completed. Information transfer can proceed as fast as devices can respond, but no faster than the slowest device presently addressed as active. This permits several devices to receive the same message byte concurrently. For HP-IB handshake timing see Figure 8-2-3.

The ATN line is one of the five management lines. When ATN is true, addresses and universal commands are transmitted on only seven of the data lines using ASCII codes. When ATN is false, any code of 8 bits or less understood by talker and listener(s) may be used. The Interface Clear (IFC) line places the interface system in a known quiescent state via the abort message. The Remote Enable line (REN) is used with the remote, local and clear lockout/set local message to select either local or remote control of each device. Any active device can set the Service Request (SRQ) line true. This indicates the end of a multiple-byte transfer sequence. When the controlling device sets both the ATN and EOI lines true, each device capable of a parallel poll indicates its current status on the DIO line assigned to it.

The Interrupt line (INT) indicates an interrupt request when low. This signal is then inverted by U708 and routed to the interrupt mask where the MPU branches to a subroutine to service this interrupt.

HP-IB TRANSCEIVERS.

All of the input/output signals from the HP-IB controller are routed through two octal bus management transceivers U703 and U704. These devices are controlled by CONT (controller), TE (talk enable), and CLA (system controller). U704 controls the direction of command and data transfer signals. The direction of the command signals ATN, SRQ, and EOI is determined by the CONT line (U704/12), but IFC, and REN are directed by CLA (U704/1). Data transfer signals NRFD, NDAC, and DAV are controlled by TE (U704/2). The direction of a data flow through U703 is determined by ATN or EOI (U703/11). While TE (U703/1) controls whether U703 is tri-stated or in the open-collecter (enable) mode.






Figure 8-2-3. HP-IB Handshake Timing for One Talker and Multiple Listeners

SYSTEM STATUS SWITCHES (Schematic 2A)

The main use of the system status switch (S701) on the rear panel of the 8175A is in onnection with configuring the instrument on the HP-IB system bus. Only two switch positions are not used for interface-configuration.

Switch element 6 selects whether the self test (ST) routine used for testing some of the functions of the 8175A is to be a normal or an extended one:

(0 = normal ST-mode, 1 = extended ST-mode).

Switch element 7 is used when two 8175A's are to be operated in parallel, to determine which will be the MASTER and which the SLAVE:

(0 = Slave, 1 = Master).

Figure 8-2-4 shows example switch settings and explains the meaning of all of them.

The processor samples the setting of the system status switch only during turn-on by enabling octal buffer U604 via LIS 0. The MPU then writes the HP-IB address and status into the HP-IB controller U702 and decides whether to start the normal or the extended self test mode.

NOTE

Because the processor samples the setting of S701 only during turn-on, later changes of the configuration of S701 will not have an effect on the prior switch setting. Only cycling the power OFF/ON will cause a new reading of the system status switch.




Figure 8-2-4. HP-IB System Status Switch - Settings Explanation



ROM AND ROM-SELECTION (Schematic 2B)

U314 is an addressable demultiplexer which is selected via U315 A,B. By also using the LRA line, address conflicts with the MMU, which must be mapped in this address range, are not possible. HPA13-15 select which of the eight outputs of U314 and therefore which of the eight 16k word * 8 bit program ROMs shall be enabled. HPA0-12 and HPA16 are tied in parallel to the address inputs of all ROMs, except those of U210 which also may be addressed by the Waveform Formatter. This means that the six address inputs (A2-7) of U210 (HF0-HF7) can be delivered by the MPU via U209 when control line CL 8 is low, or by the multiplexers U308, U310 and U312 of the Waveform Formatter when control line CL 9 is high.

NAND gate U315D combines the clock-signal P6N, and the High Read line (HR) to produce the Low Output Enable ROM signal LOER, used to activate the output buffers of the selected ROM and to read data information on the bi-directional data bus HDRW0-7.

WAVEFORM FORMATTER (Schematic 2B)

Basically, the Waveform Formatter is responsible for taking the output data information from the 8175A, and generating waveform display symbols on the graphic part of the screen. The hardware portion of the Formatter generates addresses that are referenced to four, 256-byte look-up tables in the so called Formatter ROM U210. The Formatter ROM then outputs the proper waveform symbol, that means either a high or low level or an edge. The Formatter is used to increase the waveform display update rate.

When a waveform display is requested by the user, the processor clocks the output data stored in RAM into the octal D-flip-flops U309, U311 and U313. By enabling the multiplexer U308, U310 and U312 with control line CL 9 (U322D/9) high and, at the same time disabling the octal buffer U209 via CL 8 (U209/1,19) high, the processor allows the Waveform Formatter to address the Formatter ROM U210. Then, according to the users choice of number of channels to be processed and the selected time per division on the screen, the processor will address a look up table stored in U210, and set the multiplexers to mask out the non-effective bits. The addressed look-up table then samples the data from the Waveform Formatter (HF0-5 and HPA0-1) and generates the proper waveform display symbols. The processor then reads this display information out of the U210 and stores it into the dynamic RAM. From here, it is routed later through the octal graphics buffer U611, and shifted out of the display data shift register U612, to the display (Schematic 2D).

STATIC RAM, STATIC RAM-SELECTION AND BATTERY-BACKUP (Schematic 2B)

Addresses HPA0-17 are used to address a single byte in the four 8K word * 8 bit RAMs U 212. U 215 used in the 8175A. HPA0-12 are tied in parallel to all thirteen address inputs of the RAMs. HPA13-15 are used to select the four used outputs of the demultiplexer U 216 which is addressed via HPA16 and HPA17.

The operation this block is dependent upon the state of the two signals HPSV and VBAT delivered from the power supply board. Their status can be explained as follows:

(1) Normal operating mode:

VBAT is driven near to the +5 V rail via a transistor on the PSU Board. This means that the battery is disconnected from the VBAT line and is charging through R 709. HPSV is active high, therefore the four outputs of U216 pass through transistor array U 217 with-

out effect on their logic level.

(2) Battery Backup mode:

When the +5 V rail drops below 4.75 V, the transistor on PSU Board which drives VBAT, switches off and the potential on this line begins to fall until it reaches the level of the battery voltage. At this moment the battery is made available to the RAMs via the transistors of U717. Thus the Vcc input of the four RAMs is never allowed to deteriorate far enough for the contents to become corrupted or lost.

HPSV simultaniously goes to the low state and therefore the transistors of U217 go to the off state. This means the potential on the low active CS-inputs off the RAMs are pulled to the battery voltage, and therefore no access is possible.

There are two further control signals used for the static RAMs:

Low Output Enable Static RAM (LOESR), derived from clock signal P6N and the High Read signal (HR), is used to read data to the data bus HDRW0-7.

Low Write Enable Static RAM, (LWESR) derived from clock signal P4N and the High Write signal (HW), is used to write data from the data bus HDRW0-7 into the RAMs.

Because HW is the complement signal of HR, at any one time only one of the two signals can be active low.

DYNAMIC RAM (Schematic 2D)

The CPU board uses eight 64K word * 1 bit dynamic RAMs U 406-413. Data input and output of these RAMs are separated. Therefore octal buffer U 504 is used to write data from the bi-directional data bus HDRW0-7, wherereas octal D-flip-flop U 505 and octal buffer U506, are used for reading data from the dynamic RAM to HDRW0-7.

To select one specific location, sixteen address bits must be supplied. Because only eight address pins are available, this information must be delivered in two steps using two eight to four bit multiplexers for each device communicating with dynamic RAMs:

U316-317 for the MPU itself

U607-609 for the full-field scanning generator

U414-415 for the CRT controller U416

The Address Multiplexing Select (AMS) line (U716B/5) is connected to all six multiplexers and is used to switch between the two address-bytes. To avoid addressing conflicts between these three devices, the outputs of each multiplexer pair is enabled by a separate signal:

Low Enable MPU Addressing (LEMA) is active while the MPU addresses the dynamic RAM for read or write.

Low Enable Full-field Addressing (LEFA) is active

- (a) in the graphics mode of the CRT to let the signals of the full-field scanning generator address the RAM.
- (b) during each retrace period assuring that each of the 128 contiguous row addresses of the RAMs is selected within a 2 ms interval to provide RAM refreshing.

Low Enable CRTC Addressing (LECA) is active in the alphanumeric mode. Then the CRT controller reads data out of the dynamic RAM to display it on the CRT.

The RAMs require three external control signals LWEDR, LRAS and LCAS in order to insure proper data transfers:

Low Write Enable Dynamic RAM (LWEDR) distinguishs between read and write operations. It is generated by NAND gate U405A from timing information (P2N,P5N) and the high write line (HW).

Low Row Address Strobe (LRAS). The falling edge is used to strobe the row address information into the RAMs.

Low Column Address Strobe (LCAS). The falling edge is used to signalize a stable column address, the low state enables the output buffers of the RAMs and the rising edge latches this data byte into the octal D-Latch U 505.

TIMING CONTROL FOR DYNAMIC RAM (Schematic 2C)

The 40 MHz master clock from Y 701 and the 20 MHz output of U 716E are used to transform several timing phases via the gating action of AND-OR-INVERTER U711, DUAL-FLIP-FLOP U713, NOR gate U714 and seven flip-flops of octal D-flip-flop U716 into the three timing signals LRAS, LCAS and AMS used for dynamic RAM data transfers.

Address Multiplexer Select (AMS) signal lags LRAS by 25 ns, and is used to switch between the two bytes of RAM address information delivered by each device (MPU, graphics Counter or CRTC) communicating with the dynamic RAM.

The Low active Row and Column Address Strobes LRAS and LCAS, are needed during read, write and page mode read cycles of dynamic RAM, to latch the appropriate address information into the RAMs and to enable (with LCAS low) the output buffers of the RAMs.

Figure 8-2-5 shows the timing waveform relationships of these signals and demonstrates that during each processor cycle, three data bytes are latched into U505 to form the HRAD bus (schematic 2D):

while LEMA is active (MPU access), only one byte (named Dn or Dn+3) is latched into U505. while LEFA or LECA is active (scanning counter or CRTC access) two bytes (named Dn+1,Dn+2 or Dn+4,Dn+5) are read from RAM in (because LRAS doesn't change) a so called 'page read mode' and latched into U505.

Figure 8-2-6 shows which bytes of this HRAD information is used by the character ROM or the graphics buffer and how the output of those devices it serialized by U612 (schematic 2D):

in graphics mode, the output of U611 is enabled via LGBE therefore the whole HRAD bus information reaches the data shift register. The timing of High Load Data shift Register (HLDR) ensures that only the two CRT-Info bytes are loaded into the shift register, serialized and send to the CRT.

in alpha-numeric mode OCTAL D-REGISTER U507 only captures the second byte of the CRT-Info. Because timing signal P1 is changing from high to low while U507 holds CHD0-7 constant, two bytes are leaving the character ROM. As in the graphic mode, the data shift register then loads and serializes them into the sixteen bits needed for one column of a character.




Figure 8-2-5. Dynamic Ram Timing Waveform Relationships




Figure 8-2-6. HRAD Bytes Utilization (ROM or Graphics Buffer)

FULL-FIELD SCANNING COUNTER (Schematic 2C)

The full-field scanning counter provides scanning information necessary to display graphics in the 16K bit graphics area (512 x 256 bit) shown in Figure 8-2-9. Display timing waveforms are given in Figure 8-2-7.

Scanning of the full-field graphics display area is done with five binary counters that are cascaded together in a ripple carry configuration. The vertical sweep speed is provided by the high speed Y counter U 608-A,B which is clocked by P5. Therefore, in graphic mode every 800 ns a 'page mode read' occurs and sixteen data bits are transferred to the CRT. The low speed X counter that produces the horizontal frame frequency of 60 Hz is realized with U 610-A,B and U 606 and is clocked via the output Y9 of U 608-B/10.

The Display Enable (DE) output of the CRT controller (U416/18) generates the three signals HCY, HCX and LLX which control the two counter groups:

During the long retrace time at the end of a frame, DE is inactive low. That means the two inverting outputs of DUAL-FLIP-FLOP U 616-A,B deliver a high. At the beginning of the new frame, DE is set high thereby activating the two clear signals HCY and HCX and the signal Low Load X counter (LLX) which presets U 606 to 07 hex. The next rising edge of P3N clocks the high state of DE into U 616B and inactivates HCY to low so that U 608A,B is able to count up. As the output Y8 of U 608B reaches high state, the LLX and the HCX signals also are inactivated and the X counter is now able to count up.

DE also is inactive during the short column retrace period, but that is only captured by U 616B because this flip-flop is clocked with 1.27 MHz signal P3N. U 616A doesn't see this low state of DE because there is no rising edge of Y8 during column retrace time. That means at the beginning of the next columns only HCY is activated.




Figure 8-2-7. Display Timing Waveforms For One MPU Cycle



This system uses the vertical scanning method to display information. With this type of scanning, the electron beam scans from top to bottom and from left to right. After each vertical scan the beam is moved horizontally to display another 23 characters. The non-interlace-mode is the type of raster scanning used. This means that one field per frame is scanned before the electron beam is returned to the top left hand corner of the display.

For resolution, the characters generated on a frame must be continually repeated in order to display them on the CRT. The character code stored in ROM and loaded in RAM is in ASCII and must be converted for use on the CRT. Since ASCII characters cannot be directly displayed, a character ROM (U508) is used to convert the ASCII codes into the 9*16 dot pattern used to generate characters. See Figure 8-2-8 for a typical dot pattern for a character.

CRT CONTROLLER (CRTC) OPERATION (Schematic 2D)

The CRTC is the interface between the MPU and the display system. The CRTC (U416) contains nine-teen programmable registers. These registers are initialized by the processor via the HDRW0-7 data-bus. The MPU configures the CRTC to generate horizontal and vertical sync. raster addresses for the character ROM, a curser asserted signal. However, there are several control inputs whose signal contribute to the initialization process. These are described in the following paragraphs.

CRTC INTERFACING

The bi-directional data-bus HDRW0-7 is used for data transfer between the MPU and one of the internal registers of the CRTC. The high read/low write (HR) line U416/22 is used to determine whether a register is written to or read from. The register selected is determined by the state of HPA0 that is tied to the register select (RS) line U416/24. When HPA0 is low the address register is selected. When HPA0 is high, one of the data registers can be accessed. The enable (E) input U416/23 is used to clock data to or from the data input/output buffers.

The clock (CLK) input U416/21 is used mainly to synchronize the horizontal sync. register. The clock rate input is equal to the character rate of 1.27 MHz.

The low master reset (LMR) line is tied to the reset input (RES) of the CRTC (U416/2). When a low level is on this line, the CRTC is forced into the following state:

- a) The display operation stops and all CRTC counters are cleared.
- b) All outputs go low.
- c) The control register remain unchanged and unaffected.

HORIZONTAL AND VERTICAL SYNC.

The sync. signals are generated by the CRTC timing registers. The horizontal registers are programmed in character time (785.79ns) units with respect to the left most displayed character. Note, that the horizontal sync. signal (HSYNC) from the CRTC U416/39 is NANDed (U509D) with the control latch bit 2 (CL2) signal. CL2 will go high when the processor is finished initializing the CRTC. The HSYNC signal then becomes the vertical sync. signal (HVSYNC) for the display driver board. The CRTC's vertical sync. timing registers are programmed in character line time (27.5 us) and are referenced to the top character position. Note, that the vertical sync. signal (VSYNC) from the CRTC (U416/40) becomes the horizontal sync. signal (HHSYNC) for the display driver board. See Figure 8-2-7 for the timing relationships of these signals.

DISPLAY ENABLE AND CURSER OUTPUTS

Display enable (DE) U416/18 is an active high output that indicates that addressing in the active display area is being provided by the CRTC. The curser (CUR) output signal to U510/7 is determined by the initialization of the CRTC curser registers U416/19. CUR is an active high signal that is exclusive-ORed (U613C) with HRAD7 to provide inverse/non-inverse display blinking on a character.

RAM ADDRESSING

The 14 memory addresses, MA0-13 (U416/4-17), from the CRTC are multiplexed together by U414 and U415 and used to addressed a 16K byte segment of dynamic RAM. The combination of the CL4 and CL5 inputs to U415/3,6 determine which 16K byte segment of RAM is available to the CRTC.

CL5	CL4	kilo byte segment	
0	0	0 - 15	
0	1	16 - 31	
1	0	32 - 47	
1	1	48 - 63	

RASTER ADDRESSES

The CRTC provides 4 outputs, RA0-3, to be used by the character ROM U508 as the column address (1 of 9) for a character. In other words, RA0-3 position the character ROM so, that the correct character dots are displayed in the correct location on the raster.

CHARACTER GENERATION (Schematic 2D)

The circuitry responsible for the final processing of a character is the character ROM U508, graphics output buffer U611, the display data shift register U612, display control circuitry, and the display data latches U512A,B.

CHARACTER ROM

The 12-bit character ROM address consists of a 7-bit binary ASCII code (CHD0-6) that represents a standard symbol, ie, a letter, number, or a symbol. Also, a column address (HRA0-3) that corresponds to the dot column that is to be output, and a timing qualifier, P1. When character ROM U508 is enabled by LCRE (U508/18) and the output of AND gate U509A/3 is low, the proper 8 dot segment for a given character is output to the display data shift register. A dot represents one logical bit.

The dot matrix size for each character is 9 dots wide by 16 dots high. The following is an example of how a single character is displayed on the CRT.

Note, that there are 23 characters to a character column on the raster (refer to Figure 8-2-9). The output dot sequence for a character is in 8 dot segments from top to bottom, left to right. The character ROM outputs the first 8 bits to the shift register U612. While U612 serializes these, The timing signal P1 (18 2C) changes its state. That means, the address of ROM U508 changes and a second byte is output to U612. After serialization by U612, This byte gives the last 8 dots of the first column of our character - A

Now, with the column address remaining unchanged, the sequence is repeated by applying the next 22 character codes to the ROM address inputs, and whereby filling the whole column of the CRT. After the following retrace period, the CRTC delivers the next column address HRA0-3. That means, now the second column of all 23 characters is written to the screen. This is done 9 times for each character. Thus, the 9*16 characters dot pattern. Note, that a high from U508 is equal to a dot being on. See Figure 8-2-8, for a typical dot pattern.




Figure 8-2-8. A Typical 9x16 Dot Pattern For a Character

DISPLAY DATA SHIFT REGISTER

This device is responsible for converting parallel display information into a serial data stream. U612 can be configured for either shift left or parallel loading operations. This is determined by the level on pin 1 (HVSLE)

GRAPHICS OUTPUT BUFFER

While in the graphics mode, the character ROM (U508) is disabled and U611 is enabled. Graphic information (GD0-7) is then loaded into U612 and displayed in the full-field graphics display area.

DISPLAY DATA LATCHES

The display data latches U512A,B provide the video data for the display driver board. These latches are clocked at 20 MHz making a 50 ns dot rate. Quad D-flip-flop U510 provides timing for the curser and enables the video brightness circuitry realized with NAND gates U511A,C. The following is the output of U512A,B, which is the truth table for video information.

HFB	ННВ	Video Output
0	0	OFF
0	1	Half-Bright
1	0	Full-Bright
1	1	Full-Bright

DISPLAY CONTROL (Schematic 2C)

This circuitry is responsible for controlling display operations. Via the static Control Line 3 (CL 3) 57 2A, the MPU selects between the alpha-numeric only mode (CL 3 low) and the alpha-numeric/graphic mixed mode (CL 3 high):

(A) Alpha-numeric only mode


Only the CRT controller is used to display information on the screen. This means that during the active DE cycles, only the two multiplexers U 414 and U 415 belonging to the CRTC are activated via LECA (Low Enable CRTC Addressing) U615/13 and via LCRE (Low Character ROM Enable) U614/8. Only the character ROM U 508 is used as source for the display data shift register U 612.

(B) Alpha-numeric/graphic mixed mode

Both the CRTC and the full-field scanning counter are used to bring information on the screen. By use of the two counter signals Y8 and X9, the display is split into (see Figure 8-2-9):

the alpha-numeric part (7 character rows at the top of the screen and 7.1 character columns at the left) controlled by the CRTC and supported by active LECA and LCRE.

the graphics part at the lower right consisting of 512*256 dots. The full-field scanning counter is enabled to access dynamic RAM through via LEFA (Low Enable Full-Field Addressing) U615D/11 and the data is directed to the data shift register by enabling the graphics output buffer via LGBE (Low Graphic Buffer Enable) U614/9.



KEYBOARD SCANNING (Schematic 2F)

The keyboard controller, U418, is used to scan the Keyboard and the 4 LED's used on the front panel to indicate the active state of EXT INPUT, TRIG OUTPUT, OUTPUT A and OUTPUT B. U418 is programmed and controlled by the processor for each of these functions.

MPU TO KEYBOARD CONTROLLER INTERFACE

Because the chip select (CS) input U418/22 is tied low, the I/O control section of U 418 is always enabled. To control the data flow between the MPU and several internal registers and buffers of the keyboard controller, the two I/O-select lines LIS A and LIS B are used in conjunction with the address line HPA0 (see table below).

LIS A U418/10	LIS B U418/11	HPA0 U418/21	Function
0	1	0	read status of keyboard controller
0	1	1	read data from keyboard controller
1	0	0	write command to keyboard controll.
, 1	0	1	write data to keyboard controller

The 1.27 MHz signal P6 is tied to the clock (CLK) input of U 418/3. By programming U 418, this frequency is divided internally to 100 KHz which yields a 5 ms keyboard scan time or a 200/sec scan rate.

The Reset Line (RST) U418/9 is tied to the reset logic via the High Master Reset line (HMR).

KEYBOARD SCAN OPERATIONS

The keyboard controller uses the sensor matrix mode for scanning the keyboard: each switch corresponds to a specific location in a 8 bit * 8 bit sensor RAM on U 418. This sensor RAM keeps an image of the state of the switches in the sensor matrix. Scanning the rows of the sensor matrix, or keyboard is done with the combination of the encoded scan lines, SL0-2 (U418/32-34). These lines will count from zero to seven in binary thereby enabling 1 of 8 outputs of demultiplexer U 419. Six outputs of U 419 are connected to the Keyboard Row lines (KBR1-6) of the switches. That means each row, or byte, in the sensor matrix RAM corresponds to a row of switches via a low active line KBR. With each row asserted low, the state of the eight columns in the sensor matrix is sampled via the eight Key-Board Column lines (KBC0-7) and loaded into the respective bit locations of the byte addressed in sensor RAM by the active row.

If a low is sensed on a column line, it indicates a closed switch at the intersection of that row and column in the sensor matrix. If a key-location has changed value, the interrupt request line (HKBI) will go high and stay high at the end of a sensor matrix scan. The processor will service the interrupt and HKBI will go low. See Figure 8-2-10 for the keyboard switch to sensor matrix locations.

In the sensor matrix mode, debouncing of the switches is not done by U418. However, the advantage is that the MPU can determine how long a switch is depressed and use this information for a 'repeat-key'-function.

Byte \ Rows\	KBC7	KBC6	Bit Colu KBC5		KBC3	KBC2	KBC1	KBC0
KBR0				row not	used			
KBRI			SYS- TEM	CNTRL	TI- MING	OUT- PUT	DATA	PRGM
KBR2		CRSR	CRSR	NEXT []	D	Е	F	
KBR3		CRSR	CRSR →	PREV []	A	В	С	START
KBR4				•	7	8	9	STOP
KBR5		ROLL	ROLL	DON'T CARE	4	5	6	SINGLE STEP
KBR6	BLUE	EXEC	CLEAR ENTRY	0	1	2	3	DIS- ABLE
KBR7	,			row not	used		***	

Figure 8-2-10 Keyboard Switch to Sensor Matrix Address Locations (Keys don't exist for blank spaces above)

SCANNING OF FRONT-PANEL LEDS

The keyboard controller also has a 16 word * 8 bit internal display RAM, from which only eight bytes are used. With the internal frequency programmed to 100 KHz, the scan rate of this display RAM is also 200/sec. That means it takes 5 ms until the eight bytes are output via B0-3 and A0-3 outputs of the keyboard controller and the sequence is starting again. The contents of the four lowest bits of this RAM are used to drive the front panel status LED's, see following table:

MSB A 3	A 2	A 1	A 0	В 3	В 2	В 1	LSB B 0
not	not	not	not	Out	Out	Trig	Ext.
used	used	used	used	B	A	Out	Inp. I

The BD output signal of the keyboard controller inhibits all four LED's while the information on the B0-3 data outputs is changing. When the output data is stable, a high active BD line allows the open collector NAND gates U420 A-D to switch to an active low level on the Key-Board LED lines KBL1-4. The content of the display RAM is arranged in such a manner, that each RAM byte only has one LED on. Therefore, a maximum of one LED current flows through the current limiting resistor R 405 which is connected to the cathodes of all four LED's in parallel.



The keyboard is a 6*8 matrix consisting of 6 rows labeled KBR1-6 that are enabled one at a time, and 8 columns KBC0-7 that are sampled each row time for a closed switch. From the possible 48 interconnections in this matrix, only 39 are used. This 39 keys are single-pole single-throw switches. The keyboard also carries the four status LED's used to indicate the active state of the signals:

EXT INPUT, TRIG OUTPUT; OUTPUT A, OUTPUT B

Schematic 2 identifies the components of the Key Board Assy A2.

TIMER (Schematic 2F)

U701 is a Programmable Timer Unit (PTU) U701 which is controlled by an external quartz crystal (Y601) with a frequency of 3.6864 MHz. The PTU delivers the following different signals used in the 8175A:

- (1) the clock signal Fout for the correspondending interface chip (that means 3.6864 MHz for the standard 8175 A with HPIB-interface and 1.8432 MHz for the option with RS 232C interface)
- (2) an interrupt in intervals of 20 ms (HTII) used by the MPU to wait for or to count the length of events.
- (3) a real-time clock produced via two 16 bit counters which provide interrupts in intervals of one minute (HTI2) and one day (HTI4).
- (4) an interrupt signal derived from the output of an 16 bit counter (HTI3).
- (5) a signal source for the piezoelectric beeper U701/38.

The two interrupt signals HTl2-3 are latched with the dual D-flip-flop U 605 and then can be cleared by the MPU in the corresponding interrupt service routine by use of the two static Control Lines CLE and CLF.

To control the data flow between the MPU and several registers and counters of the Programmable Timer Unit, the two I/O-select lines LISD and LISE are used together with the address line HPA0. See following table:

LIS D	LIS E	HPA0	Function
0	1	0	read status of programmable timer
0	1	1	read data from programmable timer
1	0	0	write command to programmable timer
1	0	1	write data to programmable timer

During power up, the PTU is deselected because the chip select input (CS) U701/10 is connected to the High Master Reset (HMR) line. After power up, this line goes inactive thereby enabling the PTU.

DEVICE BUS INTERFACE (Schematic 2E)

The MPU communicates with or controls, the other boards in the 8175A via the Device Bus. This bus consists of address, data and control lines, which change their state only when data is exchanged. Details are as follows:

Data Interface

An eight bit bi-directional Device Data bus (HDD0-7), is derived from HDBRW0-7 data bus. Depending on whether High Read (HR) or its complement High Write (HW) is active, an active High Device Bus (HDB) signal will either enable the OCTAL BUFFER U306, via Low Read Device Data (LRDD) line to read the HDD0-7 bus to the MPU or latch data from HDBRW0-7 bus into OCTAL D-FLIP-FLOP U 304 via High Write Device Data (HWDD). Output enable of U304 is done by High Read/Low Write (HRLW) signal which is derived from the High Write line via NOR gate U 301C/10 and 1 part of OCTAL D-FLIP-FLOP U103.

Address Interface

The Device Interface occupies IK byte of memory space: the ten lowest address bits HPA0-9 are latched into the two OCTAL D-FLIP-FLOPs U103 and U104 via High Device Bus Address (HDBA) formed by AND gate U403C from address and timing information. This IK byte address space is now divided into sixteen parts consisting of 64 locations addressed by High Device Address lines (HDA0-5). To quickly address one of these parts, three address lines are decoded into eight Low Card Select (LCS0-7) lines via 1 of 8 DEMULTIPLEXER U101. Each of them selecting one slot in the 8175A (except LCS7, because there are only seven slots). The remaining address line Low Master/High Slave (LMHS) is always pulled active low.

Device Bus Control Lines

Only four control lines handle the Device Bus transactions:

High Control Line 1 and 2

These two lines are identical to the static control signals CLC and CLD (U502/12,15) controlled by the MPU. They are used to select the main functions of the Device Bus

HCL2	HCL1	Function
0	0	enable data bus
0	i	read board code
1	X	not used

Low Read/High Write line (LRHW), used to control the direction of the dataflow:

LRHW low: MPU reads data from the Device Bus

LRHW high: MPU writes data on the Device Bus (Because LRHW and its complement HRLW are derived from HR via OCTAL D-FLIP-FLOP U103, these signals only can change if a new Device Bus operation with a different direction of data flow is started.)

Low Device Bus Valid (LDBV)

This signal is used to synchronize the address and data exchange on the Device Bus. By use of different timing phases for read and write operations (NAND gate U 401-C,D), this signal is only active while all other signals used or derived for the Device Bus are stable. That means, LDBV is the latest signal that goes active and the first one which becomes inactive.

ANALOG CONTROL CIRCUITRY (Schematic 2G)

The Analog circuitry of the processor board consists of:

Three eight bit Digital to Analog Converter (DAC) U202, U204 U206 and related Operational Amplifiers (OP) U 203-A,C,D. These are used to supply reference voltages for BNC- and POD-Threshold and the high level of the TTL/CMOS-POD.

Reference voltage generator U 205 and current booster Q 100. These are used to generate a stable reference voltage which must be adjusted via potentiometer R 102 to exactly 10 V. This voltage is used as reference for the three DAC's, and is also supplied to connector J3 for use by other boards. (Operational Amplifier U 203-B converts it to the -10 V reference.)

Because of its slow speed, the analog circuitry is controlled via the Device Bus Interface:

At initialization, the MPU sets the control line HCL1 68 2E high. Then it selects each slot in the 8175A. That means, the Low Card Enable line (LCEN U300 D,C/12,10) of the different boards are asserted low one after the other. With HCL1 high, the cathode of CR301 (and CR 302 if the processor board contains the RS 232C option) are asserted low by active LCEN whereas, Octal Transceiver U 307 is disabled. In this mode only those data lines connected to the diode(s) are asserted low because the HDD0-7 data bus is pulled up with Resistor Array RA100 (Schematic 2E). The MPU reads this code and after it has scanned all slots, it knows which boards are in the 8175A and under which address it can reach a special board.

After initialization, HCL1 is set low. If the MPU addresses its own slot, LCEN will be asserted low, thereby enabling the Octal Transceiver U 307.

Low Read/High Write (LRHW) line is used to select the desired direction of the dataflow at U 307 and also disables the DAC's in case of a read operation. Because there is more than one DAC, NAND gate U 102-A,B,C is used to select the desired part via a high level on the appropriate address line HDA0-2.

Data write to the selected DAC is then released by the syncronisation signal Low Device Bus Valid (LDBV).

MNEMONICS

Signals on the 8175A CPU board have been assigned mnemonics in alphabetical order that describe the active state and function of the signal. A prefix letter (H, or L) is used to indicate the active state of the signal and the remaining letters indicate its function. A "H" prefix indicates that the function is active in the "high" state; a "L" prefix indicates that the function is active in the "low" state (using positive logic). Table 8-2-4 is a listing of the mnemonics used on the schematics 2A through 2G.

Table 8-2-4. Mnemonics Listing and Explanation

Mnemonic	Description
10VREF	10 Volt Reference voltage supplied by the CPU board.
20MHz	20 MHz clock used to derive the 1.27 MHz clock rates of the control timing circuit. This signal also determines the dot rate for the CRT.
40MHz	40 MHz clock output of the main clock oszillator.
AMS	Address Multiplexer Select. Each functional group able to address the dynamic RAM (MPU,CRTC, or scanning counter) has a related multiplexer pair to isolate it from the other groups and to transform (by use of AMS) the needed sixteen address bits into two 8 bit words sent to the RAMs.
ATN	Attention. Ties to HP-IB ATN line via transceiver. Defines type of data on the interface data bus (addresses/commands or data).
CHD0-6	Character Data 0-6. ASCII code of characters stored in dynamic RAMs and supplied as address to the character ROM for presentation on the CRT.
CHD7	Character Data 7. Selects whether the related character (CHD0-6) shall be displayed in normal or invers video.
CL 0 - CL F	Control Line 0-F. Used by the MPU to control various system functions. See table 3-5-1 for the Control Latch bit assignments.
DAC1-3	Digital to Analog Converter 1-3. Analog output voltages used to control the thresholds of the POD-and BNC-inputs and the high level of TTL/CMOS-POD.
DAV	Data Valid. Ties to the HP-IB DAV line via transceiver chip. Indicates availability and validity of the data on the data bus.
DI0-7	Data Input 0-7. Data inputs of the dynamic RAMs.
DO0-7	Data Output 0-7. Data outputs of the dynamic RAMs.
EOI	End Or Identify. Bi-directional line that ties to the HP-IB EOI line via transceiver. Indicates end of data transfer or identifies initiation of polling operation.

Mnemonic	Description
FCONT	Frequency of Controller. Output signal of the programmable timer derived from 3.6864 MHz quartz. Used in the standard version for the HP-IB interface controller (FCONT = 3.6864 MHz) [or in the option version of the 8175 A for the RS 232C controller (FCONT = 1.8432 MHz)].
HCL1-2	High Control Line 1-2. Used to control the main functions of the device bus. Identical to control lines CL C and CL D.
HIBI	High Interface Bus Interrupt. Used to signalize the processor a request of the interface chip if the signal can pass the interrupt mask.
НСХ	High Clear X. Used to clear the X counter for the graphics area at the beginning of a new frame.
НСҮ	High Clear Y. Used to clear the Y counter for the graphics area at the beginning of a new line.
HDA0-5	High Device Bus Address 0-5. Static address bus used to select 1 of 64 locations on the board enabled by the active LCS line during a device bus operation.
HDB	High Device Bus. Derived from address information to signal an MPU operation concerning the device bus.
HDBA	High Device Bus Address. Used to latch address information if the CPU communicates via the device bus.
HDBI	High Device Bus Interrupt. Used to signalize the processor a request from any other board (if the signal can pass the interrupt mask).
HDBRW0-7	High Buffered Data Read/Write 0-7. Bi-directional data bus derived from HDRW0-7 by octal buffer for communication between MPU and TTL devices on the CPU board.
HDD0-7	High Device Data 0-7. Bi-directional data bus used for communications between MPU and the other boards or the analog control circuit on the CPU board itself.
HDRAM	High Dynamic RAM. Derived from address information if the MPU accesses the dynamic RAM.
HDRW0-7	High Data Read/Write 0-7. Bi-directional data bus used beetween MPU and the high impedance devices on the CPU board.
HEV	High Enable Video.
HF0-5	High Formatter 0-5. Waveform information from the waveform formatter used to address the formatter ROM.

Mnemonic	Description
HFB	High Full Bright. The combination of this signal and the HHB signal detrmines the brilliance of the video displayed.
ННВ	High Half Bright. The combination of this signal and the HFB signal determines the brilliance of the video displayed.
HHSYNC	High Horizontal SYNC. Used by the display driver board.
НКВІ	High Key Board Interrupt. Used to signal the processor an request of the keyboard controller if the signal can pass the interrupt mask.
HMR	High Master Reset. This signal will stay at the acvtive high level for ca. 50 ms after the +5 volt supply exceeds approx. 4.8 volts.
HPA0-20	High Physical Address 0-20. This is the CPU systems Physical Address bus.
HPSV	High Power Supply Valid. Ca. 50 ms after the +5 volt supply exceeds approx. +4.8 volts this signal will become active signalizing stable supply (that means a low level on this line represents the reset mode).
HR	High Read. Indicates a data read operation. Used for devices on the CPU board.
HRA0-3	High Raster Addresses 0-3. Generated by the CRT controller and used by the character ROM as the column address for a character.
HRAD0-7	High RAM Data 0-7. Latched version of the dynamic RAM outputs. Changing three times during each processor cycle because clocked by LCAS.
HRLW	High Read/Low Write. Used to enable the outputs of the device bus data latch during an write operation.
HRS	High Read Static. Static version of the read line. Used for the control section of device bus interface.
HRSI	RS 232C Interrupt. Used to signalize the processor a request of the RS 232C controller (if the signal can pass the interrupt mask).
HTI1-4	High Timer Interrupt 1-4. Used by the programmable timer to signalize different requests to the CPU (if the signals can pass the interrupt mask).
HVSLE	High Video Shift Register load Enable.
HVSYNC	High Vertical SYNC. Used by the display driver board.
HW	High Write. Indicates a data write operation. Used for devices on the CPU board.
HWDD	High Write Device bus Data. Used by the MPU to clock data into the device bus latch for a write operation.

Mnemonic	Description
HWS	High Write Static. Static version of the write line. Used for the control section of device bus interface.
IFC	Interface Clear. Ties to the HP-IB IFC line via transceiver. Places I/O system into known quiescent (idle) state.
KBC0-7	KeyBoard Column 0-7. Return sense line of the keyboard switch matrix to the keyboard controller.
KBL1-4	KeyBoard LED 1-4. Open collector outputs driving the 4 status LEDs related to the BNC-ports on the front panel of the 8175 A.
KBLP	KeyBoard LED Pullup. Connected to the pullup resistor used for the four status LEDs on front panel.
KBR1-6	KeyBoard Row 1-6. Row lines of the keyboard switchmatrix stimulated by the keyboard controller.
LCAS	Low Column Address Strobe. Needed for data transfers with the dynamic RAM.
LCEN	Low Card Enable. The LCEN input of each slot of the 8175 A is connected to a different LCS line. Wherefore this line signalizes an access of the MPU board to the related board (slot).
LCRE	Low Character ROM Enable. Allows an access of the data shift register by character ROM, while the outputs of graphic buffer are disabled via inactive LEGB.
LCS 0-7	Low Card Select 0-7. Selects which slot on the 8175 A is addressed for a data exchange with the MPU (LCS 7 is not used because their are only 7 slots).
LDBV	Low Device Bus Valid. This line is used by the CPU to signalize stable information (data, address) on the 'device bus' used for communication between the CPU and the other boards.
LDRQ	Low Device Bus Request. An open collector line used by the other boards to signalize an request to the CPU.
LECA	Low Enable CRT controller Addressing. Enables the multiplexer pair used by the CRTC to address the dynamic RAM. At this time, the multiplexer pairs of the MPU and the full-field scanning counter are disabled.
LEFA	Low Enable Full-field Addressing. Enables the multiplexer pair used by the fullfield scanning counter to address the dynamic RAM. At this time, the multiplexer pairs of the MPU and the CRTC are disabled.
LEGB	Low Enable Graphic Buffer. Allows access of the data shift register by graphic buffer, while the outputs of the character ROM are disabled by inactive LECR.
LEMA	Low Enable MPU Addressing. Enables the multiplexer pair used by the MPU to address the dynamic RAM. At this time, the multiplexer pairs of the full-field scanning counter and the CRT controller are disabled.

Mnemonic	Description
LIRQ	Low Interrupt Request. Output signal from the interrupt circuitry to the MPU.
LIS 0-F	Low I/O-Strobe 0-F. Signals from the I/O decoder used for read/write or enable operations on the I/O devices on the CPU board. See table for detailed meaning of each strobe line.
LLX	Low Load X counter. Presets the X counter of the fullfield scanning circuitry to 07 hex.
LMHS	Low Master/High Slave. Address signal of the Device Bus which is always active low in the 8175 A.
LMR	Low Master Reset. This signal will stay at the acvtive low level for ca. 50 ms after the +5 volt supply exceeds approx. 4.8 volts.
LOER	Low Output Enable ROM. Used to enable the output buffers of the selected 1 of 8 ROMs during a read operation.
LOESR	Low Output Enable Static RAM. Used to enable the output buffer of the selected 1 of 4 static RAMs during a read operation.
LRA	Low Register Access. If address inputs A11-15 of the MMU are all ones, this signal will indicate an processor-access to the MMUs register.
LRAS	Low Address Strobe. Needed for data transfers with the dynamic RAM.
LRDD	Low Read Device bus Data. Used to read data from the Device Bus to the MPU.
LRHW	Low Read/High Write. Used to signalize the direction of the device bus data-flow.
LWEDR	Low Write Enable Dynamic RAM. Active if the MPU writes into the dynamic RAMs (CRTC and graphic counter can only read from the dynamic RAM).
LWESR	Low Write Enable Static RAM. Active if the MPU writes into the static RAMs.
NDAC	Not Data Accepted. HP-IB handshake line indicating acceptance of data by all devices.
NRFD	Not Ready For Data. HP-IB handshake line indicating that devices are ready to accept data.
P0-P7	Phase 0-7. Each phase is a 1.27 MHz signal from the control timing circuit. Adjacent phases are separated by 50 ns (e.g. P2 lags P1 by 50 ns).
P0N-P7N	Phase 0-7 Not. Complement of the P0-P7 signals.

Service

cription
Des

Mnemonic

REN Remote Enable. Ties to the HP-IB REN line via transceiver. Enables alternate devices to provide programming data.

Service Request. Ties to the HP-IB SRQ line via transceiver. Indicates a need for service; causes an interrupt of the current sequence to the controller.

VBAT. With HPSV high, a transistor located on the power supply board of the 8175 A supplies approximately + 5V on this line to the static RAMs of the microprocessor board. If HPSV goes low (unvalid), the RAMs are supplied by 2 NiCd-batteries (+2.4 V) placed on the CPU board to provide data retention.

VBAT

SRQ

X cordinates for full-field graphics display area.

Y cordinates for full-field graphics display area.

X0-9 Y4-9

BLOCK DIAGRAM CPU BOARD 8175A




Figure 8-2-1. CPU (Microprocessor) Board Block Diagram

()

TROUBLESHOOTING

General

Should a fault be isolated to the CPU Board (A20), the theory of operation should be read and understood before proceeding with troubleshooting in this area.

Due to the complexity of the CPU Board, conventional test techniques are used only for some simple checks to determine whether the microprocessor itself is functioning. The main part of the troubleshooting section involves signature analysis techniques which enables verification of correct device operation or malfunction.




Instrument must not be operated without cover over POWER SUPPLY and FAN AREAS.


Procedure:

With power OFF, disconnect the two ribbon cables from the side of the board, remove the CPU Board (use the board extractors supplied) and plug it into the service (test) connectors. (The connectors are accessed by removing the small cover plate).

Reconnect the cables, ensuring that they are correctly connected.

Set the 8175A HP-IB Status switch as shown below (actual HP-IB address setting is unimportant, since a controller is not used).





Switch power ON. After a few seconds the System Page Configuration menu should be displayed.

1) PRELIMINARY CHECKS

a) First, check with DVM that the Power Supply Voltages and the Reference Voltages at TP's on this board are as follows:

TP	+5V	+5∨ ±m∨
TP	+12V	+12V±mV
TP	+15V	+15V±mV
TP	+15V Video	+15V±mV
TP	-15V	-15V±mV
TP (Opt12V	-12V±mV)
TP	+10V REF	+10V±mV

Confirm with DVM that Battery Voltage at: TP

VBAT > 2.6V

With power OFF, confirm that VBAT = approx. 2.4V.

With power ON, connect the DVM in parallel to A20 R709 and measure the voltage (it is dependent upon the charging current)


Voltage limit = $1.6V \pm 300 \text{mV}$

(By spraying RT 701 with FREON, the current can be reduced to below 0.1mA.)

b) Measure with Scope Probe the MPU clock at TP E

200us/Div

1V/Div



HIL > + 4.4V

LOL < +0.3V


c) Measure the Reset Logic Waveforms HPSU (U321/37), HMR (U322A/1) and LMR (U322A/2) by turning 8175A OFF and ON again. Refer to figure of waveforms below:


20ms/Div 2V/Div

INTERN

NORM

Trigger A





d) Check the IRQ input of the MPU (U321/3) for a TTL High (No interrupt generated!).

2) SIGNATURE ANALYZER TESTS

To do the SA tests, the following two SA Extender Boards are required:

P/N 08175 - 66522 and

08175 - 66523

With power OFF, install the SA Extender Boards:

in place of MPU U321, install MPU ET 08175-66522. Install MPU on ET.

Remove MMU, install 08175-66523.

CU318

2.

a) Control Timing S.A. Test

Set the switch on the "MMU ET" 08175 - 66522 as shown.



Signature Analyzer setting/connection points on A20 CPU Board:

START / TP "E"

STOP / TP "E"

CLOCK / U715A/3 (20MHz)

1

Note: Verify that reading at +5V is UP73.

Check signatures against Table 8-2-5.

Table 8-2-5. Control Timing SA 4-14-88 Ze

		1	<u> </u>		·		
Schematics							
Signal Mnemonics	s.A.	2C IC/pin	2A IC/pin	2B IC/pin	2D IC/pin	2E IC/pin	2F IC/pin
PO	1UH1	U710/15			U613/1		
PON	P1A2	U710/14	U318/16				
P1	0UP8	U710/10			U509/5+2		
P1N	U19C	U710/11; U711/4	U321/35; U417/4		U315/9; U519/9	U403/4	
P2	07U4	U710/7; U615D/12			U405/10		
P2N	U987	U710/6; U711/3	U403/11		U405/1		
Р3	o3ua	U710/2; U614/11			U416/21		
P3N	UH89	U710/3; U616/11	U709/9				
Р4	01UH	U712/15; U711/5,10					
P4N	UU8P	U712/14	u709/10	U105/2	U315/10; U509/1	U403/2; U401/12	
P5	00UP	U712/10; U608/1	U322/13				
P5N	UP8H	U712/11		<u>.</u>	U405/2	U401/9	(U707/27 optRS232)
P6	8135	U712/7					U418/3
P6N	7046	U712/6	U709/12	U105/4; U315/13	U405/12		
Рγ	F1H0	U712/2	U319/11; U320/11; U417/12				
P7N	3UA3	U712/3; U710/13; U711/2					

b) Dyn. RAM Timing Control SA Test:

Set the switch on the "MMU-ET" as set for step (a). Signature Analyzer setting/connection points on A20 CPU Board:

Check signatures against Table 8-2-6.

Table 8-2-6. Dyn. RAM Control Test SA 4-14-88 72

Signal Mnemonic	S.A.	2C	Sche	ematic 1 2D	1	1
		IC/pin	IC/pin	IC/pin	IC/pin	IC/pin
	F612	U711/6				
	บบบ0	U711/8				
LRAS	0F1H	U716C/6	U406- U413/4			
AMS	7121	U716B/5	U316/1	U317/1	U414/1	U415/1
LCAS	8764	U716F/15	U406- U413/15			

c) Address Bus S.A. Test

Set the switch on the "MMU-ET" as for step (a).

Signature Analyzer settings/connection points on A20 CPU Board:

Note: Notice that the gate rate is very slow. Wait until a stable SA is shown. Verify that reading at +5V is 3951.

Check signatures against Table 8-2-7.

Table 8-2-7. Address Bus S.A. 4-14-87

	Т				117.4.0	Address	IC	pin
MPU U321 pin	į	S.A.	บ319 pin	U320 pin	U318 pin	Bus	'	ртп
8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23	A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14	1730 0H10 56UA 8HC4 UP73 UUUU U9C9 CHUU 1209 4FCA 423H U3A7 1238 76UF 3H5H 3214	1 4 7 1 3 8	18 3 17 4 7 13 8	6 5 4 3 2	HPA0 HPA1 HPA2 HPA3 HPA4 HPA5 HPA6 HPA7 HPA8 HPA9	319	15 6 12 9 19 2 16 5 6 12 9
MMU U318 pin								
40 39 38 37 36 35 34	PA11 PA12 PA13 PA14 PA15 PA16 PA17 PA18	U3A7 1238 1730 3H5H 3214 76UF 0H10 56UA	18 3 17 4	14		HPA11 HPA12 HPA13 HPA14 HPA15 HPA16 HPA17 HPA18 HPA19	319	15 19 2 16 5
32 31	PA19 PA20	8HC4 F722				HPA20	417	3

d) ROM S.A. Test SEE MANNAL CHANGE SHEET JAN. & &

Set the switch on the "MMU-ET" 08175-66523 as shown:

Signature Analyzer settings/connection points on A20 CPU Board:



Note: Verify that reading at +5V is 1180 349 F

CAUTION

When the START and STOP of Signature Analyzer is changed to the next ROM CS test pin, switch 8175A OFF and ON again.

Check signatures of ROM's against the following table:

ROM S.A.

? UNSTABLE SEE CHE, SHEET.

			IC on s	chematic	2B			
pin	U210 S.A.	U211 S.A.	U106 S.A.	U107 S.A.	U108 S.A.	U109 S.A.	U110 S.A.	U111 S.A.
11 12 13 15 16 17 18	48C2 4704 0U05 F0H6 2353 F01F 9P9A 257F	F931 A636 C496 5U20 847P H4P1 F7A3 P2A2	A2H5 21U3 53H3 2563 6FFC 9PSP 1F29 7325	82A1 38HH 373H C1AC 73AF 2C32 U911 17UC	65UP PA63 66HC C16P H3F2 19U7 6F39 UH6F	01A3 9P01 89F4 P4P0 1119 H424 994H P672	H044 6456 462A 569C 6U95 150A FSP5 257P	036C 84CP 5F40 PAS4 F446 2038 90F8 8AUC

e) CRT Address Lines S.A. Test

Set the switch on "MMU-ET" 08175-66523 as shown:



Signature Analyzer settings/connection points on A20 CPU Board:

START \ TP "PA20" on MMU-ET STOP / TP "PA20" on MMU-ET TP "PA20" on MMU-ET TP "E" / TP "E"

Note: Verify that reading at +5V is UP73.

Check signatures of dyn. RAM Address MUX against Table 8-2-8.

Table 8-2-8. CRT Address Lines SA

U414 pin	S.A.	U415 pin	S.A.
15	UP 73	15	UP73
4	FA 93	4	7C87
7	UP 8 H	7	2494
9	U 1 6 5	9	C6F5
12	F H 3 F	12	U121

f) HDBRW Data Bus Test

Set the switch on "MMU-ET" 08175-66523 as shown:


Note: The beeper will output a pulsed tone!

Referring to the following list and photographs: REAR PANEL HPIB SWITCH

Set switch element 1 of \$701 to HIGH then:

Measure with scope probe the signal at U604/12. It should be as shown on the photos. Set switch back to low position, waveform should be as shown on the photos. Repeat same procedure for each switch element, measuring waveform at correspondending IC pin.

Switch	Element	SEE PHOTO PG. 8-85	IC pin number
S701	1	n position high	U604/12
S701	2	in position high	U604/16
S701	3	in position high	U604/3
S701	4	in position high	U604/7
S701	5	in position high	U604/9
S701	6	in position high	U604/18
S701	7	in position high	U604/5
S701	8	in position high	U604/14



g) CRT Controller S.A. Test

Switch OFF 8175A, refit the MPU and MMU devices on the CPU Board.

Signature Analyzer settings/connection points on A20 CPU Board.

START	<i></i>	U416/40
STOP	f	U416/40
CLOCK	<i>_</i>	U416/21
1		1

Switch 8175A ON and wait until System Page [Configuration] menu displayed.

Note: Verify that reading at +5V is PAU7.

Check Signature of CRT Controller (IC U416 Schematic 2D) against Table 8-2-9.

Table 8-2-9. CRT controller SA

pin	S.A.	pin	S.A.
4 5 6 7 8 9 10 11	02A7 2C83 9530 CH41 6509 94PC 8FHP HU3U 56PO	13 14 15 16 17 18 35 36 37	3PC1 5P3U PAU7 0000 0000 94A5 764H 9451 H10A

Model 8175A Service

DISPLAY SYSTEM/CRT TROUBLESHOOTING

The following procedure and information will help to determine if the CPU, Display Driver, or CRT is faulty. The first section determines if the CPU board is faulty, the second determines if the CRT or Display Driver is faulty.

CPU INTERFACE OPERATION VERIFICATION

NOTE

The following procedure assumes that there is NO video information being displayed on the CRT.

- a. Turn OFF the 8175A.
- b. With top cover removed. At the Display Driver board disconnect the 16 pin ribbon cable (W4) going to the CPU board (A20 J202).
- c. See table 8-2-10 for cable pin assignments. Probe these pins and refer to Table 8-2-10 and 8-2-11.
- d. See Table 8-2-11 for applicable electrical specifications if problems exist.

Table 8-2-10. CPU to Display Driver Cable Pin Assignments


Pin 1 is the red wire

(VER. SYNC.)	HVSYNC	1		2	GROUND
(HOR. SYNC.)	HHSYNC	3		4	GROUND
(VIDEO B)	HFB	5	P	6	GROUND
(VIDEO A)	HHB	7	1	8	GROUND
(SOURCE)	5V	9	Ν	10	GROUND
(SOURCE)	12V	11	S	12	GROUND
(SOURCE)	15V	13		14	GROUND
(SOURCE)	15V	15		16	GROUND

Table 8-2-10. Applicable Electrical Specifications

Vertical Sync. (fast axis)


- a. Single-ended TTL input: HVSYNC
- b. Sync signal timing caracteristics.
 - 1. Pulse width and position relative to the video. Timing is a indcated below:



c. Scan direction is top to bottom.

Horizontal Sync. (slow axis)

- a. Single-ended input: HHSYNC
 - 1. Low level signal is less than or equal to 0.4 volts.
 - 2. High level signal is 5.0 volts +/- 5%.
- b. Sync signal timing characteristics.
 - 1. Pulse width and position relative to the video. Timing is indicated below:



c. Scan direction is left to right.

Table 8-2-10. Applicable Electrical Specifications (cont'd)

Video information

a. Single-ended TTL inputs.

1. Half-bright: HHB

2. Full-bright: HFB

b. Truth Table

HFB	ннв	Video Output	
0	0	OFF	
0	1	Half-bright	
1	0	Full-bright	
1	1	Full-bright	

c. Dot period = 49.1 ns

Power Supplies

- a. +5 volts + or -5%
- b. +12 volts + or -5%; Imax = .085 Amps (+12 volts used only for CRTY heater filament)
- c. +15 volts + or -5%; Imax = .8 Amps average
 1.5 Amps peak
 .65 Amps typical
 (+15 volts used for horizontal and vertical deflection)

DISPLAY DRIVER OPERATION VERIFICATION

The following procedure will help determine if the Display Driver or the CRT is faulty.

a. Verify that the 16 inputs form the CPU board meet the specifications given in Table 8-2-10 and 8-2-11.

WARNING

When performing the following tests, note that hazardous voltages are present!


- b. If there is correct video information on the CRT, perform the Display System Adjustements procedure given in Section V (Adjustments). If any display cannot be performed, check the typical operating voltages for the CRT given in Table 8-2-11. Use a HIGH VOLTAGE PROBE for the measurements.
- c. If the voltages to the CRT are correct, the Display Driver is bad and should be replaced.
- d. If there is incorrect video information on the CRT, check the display generation circuitry on the CPU board, ie. CRT Controller, Character ROM, etc.
- e. If there is NO video information on the CRT and the typical operating voltages for the CRT (see Table 8-2-12) are correct, then the CRT and Display Driver are suspect.


Table 8-2-12. Typical Operating Voltages For The CRT

NOTE


Unless otherwise specified, voltage values are positive with respect to Grid 1*.


NAME	CATHOD PIN#	CATHOD CONNECTOR WIRE COLOR	TYPICAL OPERATING VOLTAGES
Grid 4	7	blue wire	0 to 400 Vdc
Grid 2	6	red wire	500-800 Vdc; Typ. 700 Vdc
Grid 1	5	not connected	•
Heater	4	black wire	0 V
Heater	3	brown wire	12 Vdc; 13.2 Vdc Max.
Cathode	2	yellow wire	48-82V
Grid 1*	1	green wire	0V
Anode		red post accelerator lead	8-12 KVdc; Typ. 10 KVdc







NET DES.












()







REF.DES5.1V	.5.1V	454	vsi-	+157	S
U102		7			-
O202		3			~
C203			=	•	
020		ĭ			-
0206		<u>.</u>			•
030		1			~
1307		2			2
U322		I			,

REF DES 08175 C300 C201 C302 R300 R301 R300 U300 U300 0.000 OR CORPORATE STREET A PROCESS OF THE RA200
RA200
RA200
RA200
RA200
RA200
RA201
RA201 CORTION OF THE PROPERTY OF THE $\frac{1}{2}$ REGISTRY RESTRICT RES

()

 $(\)$




TABLE OF CONTENTS 01/21/1994

Model # 8175A Location: LS VOL# 1.

Doc type: CN Part #: 08175-90001 Date: DEC 93
Title: MANUAL CHANGES

Notes:

Doc type: CN Part #: 08175-90006 Date: JUN 91

Title: MANUAL CHANGES

Notes:

Doc type: IN Part #: Date:

Title: ARB INSTALLATION INSTRUCTION

Notes:

Doc type: MISC Part #: Date: Title: LEARN STRINGS: KEY TO FAST UPDATES ON THE HP 8175A

Notes:

Doc type: PSP Part #: Date: MAY 86

Title: PRODUCT SUPPORT PLAN

Notes:

Doc type: SM Part #: 08175-90001 Date: JUL 85

Title: OPERATING AND SERVICE MANUAL Notes: SERIAL #: 2520G AND ABOVE

Part #: 8175A-2 Date: DEC 87 Doc type: SN

Title: MOD TO INCREASE RELIABILITY OF A/B AMPLITUDE VERNIER CONTROL

Notes: SERIAL #: 2642G AND ABOVE

Doc type: SN Part #: 8175A-1 Date: DEC 86

Title: METRICATION OF OUTPUT AMPLIFIER HEATSINK

Notes: SERIAL #: 2612G AND ABOVE

PAGE 1 TOTAL PAGES 1

SERVICE BLOCK 3 CLOCK BOARD

INTRODUCTION

The Clock Board interfaces with the "device bus" (see MPU) and the "high speed bus" on the motherboard. It has three main tasks:

It delivers all high speed control signals for the Data Board such as the 100 MHz Clock, and the control signals START and JUMP.

It interfaces the machine with external instruments/devices etc. via the Input pod and the BNC inputs Ext. Ref., Ext. Clock and Ext. Input.

It provides eight flag outputs. These are auxiliary and asynchronous outputs additional to the 24 main outputs.

Block Theory

The Clock Board comprises six main sections or blocks. An overview of these follows. Refer to the block diagram (Figure 8-3-1) to identify them. A table (Table 8-3-1) listing all the mnemonics used in schematics and other diagrams of this service block, is included at the end of the theory section. The six blocks are described in the detailed theory of operation in the same order as in the following overview.

100 MHz Master Clock Generator with phase lock loop and auto-calibration circuitry.

The input section for signal conditioning of the input signals from the Input pod or the three BNC-connectors.

Flag output section with driver circuits for the Flag Output pod.

Trigger filter sections.

Control section, including all the necessary circuits for the transformation of the input signals from the input section, or the device bus interface, into control signals for the Data Board.

Device bus interface, which interfaces between the MPU and the Clock Board. This enables information to be written into the control registers and RAMs on the Clock Board, and to be read from from circuits on the Clock Board, for status control and selftest reasons.

Detailed Theory of Operation

The following paragraphs provide detailed theory of operation for each of the six "blocks" previously described. The schematics to be referred to in each case, are shown in brackets alongside each heading.

100 MHZ MASTER CLOCK GENERATOR (Schematic 3A)

The actual oscillator section consists of a delay line oscillator built with ECL NOR Gate U63 and a 2 ns coaxial delay line feedback (DL1). The delay line is terminated with a network consisting of a voltage divider R70/R71 providing - 2V from 50 Ohm. R99 (adjustable resistor) provides a coarse frequency adjustment of +11 MHz -9 MHz. Varicaps CR 64 to CR 67 linked via C77 to the termination point, provide a fine, voltage dependent, frequency control of +2.6MHz -2.6 MHz.

The oscillator is synchronously startable via a second input of the NOR Gate (U 63C/12). When this input is held high, the oscillator will stop. A transition from high to low on this input will start the oscillator (with well defined start phase at the output). The additional circuitry connected with the 100 MHz Master Clock Generator is involved in providing the two modes of operation:

The free run mode with closed phase lock loop.

The synchronous start/stop mode with autocalibration capability.

The following components form a phase locked loop, (PLL) for oscillator control:

- reference crystal oscillator U66
- phase comparator U71, U72, U73, U74
- loop filter U67,
- VCO U63 and
- frequency divider U65, U78, U69.

The operating principles of the PLL are illustrated in Figure 8-3-2. The PLL is closed or opened by the analog switch U68. For running the oscillator in the synchronous start/stop mode, this analog switch is open. Calibration of the frequency with respect to the 1MHz crystal oscillator (U66), is possible via the DAC variable voltage source U76 (U67).

The microprocessor is able to monitor whether the frequency is too fast (FRUP) or too slow (FRDN), from the phase/frequency comparator latched outputs U75/5,9. Dependent upon the information received, the MPU calculates an appropriated value for the control of the DAC.

The 100 MHz Oscillator (VCO) output is buffered by the line receiver U64A/3 and then fed to the devices U60B, U62B, U61C. Here, selection of the required clock from one of the three different clock sources is done. The clock sources and their signal names are:

Internal 100 MHz master clock (TP8)

External clock from rear panel BNC connector (PEXTCLK2)

External clock from input POD (PEXTCLK1)

The selected clock is fed via U302 (Schematic 3C) to the Buffer Circuit U85, and the Control Circuit U90, U87, U89 (Schematic 3C). These circuits deliver the clock and other control signals from the control section to the Mother Board (J6 high speed bus) and to the master/slave connector J301.

The selected clock is conditioned on the Data Board and then fed back (UCLK) to the Clock Generator, which is a programmable clock divider (Schematic 3A). This circuit delivers the Clock output CCLOCK (U214A/3) to the Flag Output Pod (schematic 3D) controlled by the HUINIT Line (see Data Board theory).

The selected clock is also fed to the buffers U64 B,D, measured by the PLL-Circuitry and fed as signal FRQLATCH to the frequency latch U82B (Schematic 3C). This is of significance when External clock is used.

Two error conditions can be detected when external clock signal is used:

clock too slow clock too fast

If either of these error conditions occurs, a corresponding error message will be displayed at the top of the 8175A screen.




Figure 8-3-2. Phase Locked Loop (PLL) Operating Principles

Clock too slow

This is measured by the MPU via the frequency latch U82B (Schematic 3C). The MPU resets U82B via HFRR, waits a predefined time of typ. 140 ms, and reads the information of U82B via U93B on to the data bus line D6. If no positive clock edge occurs during this time at the trigger input of U82B/11, its output signal LFRQSL remains low and the MPU recognizes "fequency too slow".

If a pos. clock edge occurs, the output of U82B/14 goes high, and the MPU recognizes that a signal is present. Then the "clock too fast" measuring is done.

Clock too fast

(this means: F>100MHz if data timing >= 2 or 50 MHz if data timing = 1) It is measured by the PLL-circuitry. It compares the exteral clock frequency (which is divided by 100) with the internal or external Ref Oscillator signal. The output of U75A (FRUP) goes high if the frequency is too fast. This information is readable by the MPU via signal LRDFRQ (D0).

INPUT SECTION (Schematics 3B, 3C)

The input section is divided into three subsections:

The input and control circuitry for the signals coming from the Input pod (schematic 3C), The circuitry for the signals coming from the BNC-connection (Schematic 3B) - Ext Input - at the front panel - Ext. Clock - at the rear panel and Ext. Ref. at the rear panel (Schematic 3A).

Signals from the Input pod

These signals, (Schematic 3C) - eight data and one clock signal - are ECL differential signals fed through connector J307. They are terminated and pulled down with resistors RA 1,2,11,12,13,14 and converted to ECL single ended signals by line receivers U1,2,3.

Then the eight data signals are connected to the D-inputs of latches U7,8. They are clocked either by the positive or negative slope of the clock signal in synchronous mode, depending on the state of the control signal HPOSSLOPE (U12A/4). The latches are transparent (asynchronous mode), if the control signal LSTATE (U5A/4) is low. The clock signal is also connected, via signal PEXTCLK1 to U60 and can be used as master clock if external clock from pod is selected. The control signal HDISINP 36 3E forces the latch outputs to the low state. Therefore, the input pod signals are disabled if the qualifier RAMS U9, U10, and the flag RAMS U30, U31 are set by the MPU.

The threshold (PODTHR) for the pod, is a reference power supply (TP1) that specifies the comparator switching point on the pod hybrid chip. The supply is processor programmable via a DAC on the MPU board and allows threshold programming in the range of plus to minus 9.9V in 100mV increments. The voltage output of the DAC (DAC2) is taken from the Mother Board J5/13C, and converted to a voltage proportional to the required threshold (U21A,B). The ground sense line (GRDSENSE) from the pod, compensates the difference in ground levels between systems. This ensures that user selected threshold levels will relate correctly to the user system ground.

BNC Inputs - EXT. INPUT and EXT. CLOCK

The signals from the BNC-connectors (EXTINP) J303 and (EXTCLKINP) J304, (Schematic 3B) are terminated by R26,34 and divided by 6 with R27,44,28 and R35,46,36. They are then fed to the input of fast comparators U50, U51 which are protected against excessive voltage by clamping diodes CR50,51,52,53 and a clamping circuit Q50,51 and RA52. The output of U51 (PEXTCLK2) is fed to the clock source selection circuit U60 (Schematic 3A), and the outputs of U50 are connected to a flip flop U53. Control signals HT0-3 enable selection of the required START/STOP modes are done (see CONTROL SECTION description).

Threshold programming is done by the processor via a DAC on the MPU board and allows threshold programming in the range of plus to minus 9.9V in 100 mV increments. The voltage output of the DAC (DAC 3) is taken from the Mother Board (J5/14A) and converted to a voltage proportional to the required threshold (U52A, B). This voltage is supplied (TP4) to the termination and dividing network of each input. Therefore, the threshold for the Ext. Clock and Ext. Input is programmed at the same time.

BNC Input - EXT REF

The signal from the rear panel BNC-connector (PEXTREF) J305, is connected to the input pins 5 and 10 of the TTL NAND Gate U70 B,C (Schematic 3A). This input is protected against excessive voltages by R83 and clamping diodes CR60,61.

The Ext. Ref. Signal is then buffered and rectified with CR59 and C80 to a low level at U73/2, so disabling the internal 1 MHz crystal oscillator signal.

Simultaneously, the signal path for the Ext. Ref is enabled by high level at U70/9. Therefore, the Ext. Ref. Signal is connected to the reference input of the phase frequency comparator U71, U72, U73, U74.

If the Ext. Ref. signal is disconnected, the internal 1 MHz reference crystal oscillator signal is enabled with a high level at pin 2 of U73A pulled up with R105.

FLAG OUTPUT SECTION (SCHEMATIC 3D)

The Flag Output section provides eight Flag channels. They may be set or reset asynchronously to the 24 main outputs under microprocessor control, or under control of a predefined pattern at the input pod. The flag output connector (J306) on the rear panel, allows connection of an ECL output pod or a TTL/CMOS output pod. Eight differential line pairs are driven from the output driver IC's U48,49. The inputs of the drivers can each be fed via signal lines FLAGUP0/7, from one of two different wire-OR outputs. One is the latch output (U46/47) which provides set or reset signals of the flag outputs under Input pod control. The other outputs come from U43,44 and are driven under microprocessor control, via TTL latch U128 and TTL/ECL converter U126, 127 (schematic 3E). If the flag output is under MPU control, the control line LFLAGUP is set low enabling U43, U44 and HFLAGUP is set high forcing the latch output of U46, 47 to low.

When the Output Flags are to be set or reset under Input pod control, the operation is as follows:

The outputs of the input latches U7, 8 represents the current logic state of the pattern at the inputs of the Input pod connected to J307 (Schematic 3C). These eight outputs are connected via address lines HMAD0-7 to the address inputs A0 to A7 of the Flag Memory U30, 31 (256 x 8). These RAM's can be written to by the microprocessor via Flag Counter U119/120. The pattern that appears at the outputs of the RAMS was previously written into the locations by the MPU, now they are addressed by the pattern of the Input pod. If this output pattern differs from the last addressed pattern (which is latched in the first latches (40/41)) it will be recognized by the EX OR Comparators U37,38,39. A high pulse will then be output by the comparator(s) so triggering the Flag Filter mono flop (U23A,C) and making the first latches U40, 41 transparent.

The RAM output pattern will now propagate through the latch and be latched at the moment when the comparator recognizes that both, latch input and output-pattern, are the same. If no change at the RAM outputs occurs before the the trigger filter time elapses, this pattern is clocked into the flag output latch U46, 47. The via U22A3. Note that in the Transparent Flag mode, signal LLATCHFLAG (U40/13) is at constant low. In Latched Flag mode, this line goes low only for those specific patterns at the Input pod which are to change the output flags.

TRIGGER FILTER SECTION (Schematics 3C, 3D)

This comprises two subsections or blocks:

A Trigger filter for Start, Stop, Cont, JumpA, JumpB, TRION, TRIOFF in the Control Section.

A Flag filter for asynchronous tristate and the flags in the Flag Section.

The Trigger Filter

The main part of the trigger filter (Schematic 3C) is a retriggerable analog monoflop circuit (IC's U16, U17, U18,) which is able to block any information relating to start, stop etc., from reaching the following circuitry during the programmed trigger filter time.

If any change at the outputs of the qualifier RAM (U10) occurs, the latch U13 (controlled by the 8bit Data of the Input pod) and the error-gates U11, U12 start the analog monoflop U16 and latches this event into the latch U17. After a predefined trigger time (programmed by the MPU via R11-R17), the mono flop generates a positive trigger edge which latches U14, U19 providing that no new event at the outputs of U10 has retriggered the monoflop.

This information is fed to decoder U80, the from where the corresponding output pattern will be ouput. The enable signal for U80 is generated by the outputs of the latches U17, U14, U19 and the EXOR Gates U20 depending on a change at the outputs of U14, U19. Then it is fed, via exclusive OR/NOR Gate U11 and the flip flop U83, to the enable input of U80. The ouput patterns are enabled for 10 ns. If a new event retriggers the monoflop U16 during the trigger time, the new information will be taken as the latest and then cause the procedure as just described to be repeated.

The Flag Filter

(Schematic 3D) This is also a retriggerable monoflop (U23). This monoflop is triggered by any change of the outputs of U30, U31, U9 detected with the EX OR comparators U37, U38, U39. After a predefined trigger time (programmed by the MPU via R23, R24, R25, R45, R49, R50), the monoflop generates a latch signal which gives the new information to the Flag Output pod (or to the tristate circuitry) if no retrigger followed. If a retrigger via a new change of the outputs of U30, U31, U9, is detected during the trigger filter time, the present information will be blocked. The new information will then be processed as just previously described.

CONTROL SECTION (Schematic 3C)

The control section provides signals necessary for the control of the Data Board, including CLOCK, JMP, START, and for the control of the Buffer Board, including TRIST. It also includes the interface for synchronizing a second 8175A in the Master/Slave configuration. There are three potential sources of input signals for the control section:

BNC connector EXT. Input (Schematic 3B)
Input pod (Schematic 3C)
MPU via device bus interface (Schematic 3A)

EXT. Input (BNC)

After transforming the EXT. Input signal (Schematic 3B) to an ECL compatible level with the high speed comparator U50 (TP16), these signals are fed to the START/STOP selection circuit. Two, positive edge triggered, monoflops (U53, U57 and R47, C47 and R48, C48) differentiate it to small pulses either on the positive or on the negative threshold crossing of the input signal. These pulses are available at the outputs of the flipflops U53/15, 2. The required start/stop conditions are output from gates U54, U55 under control of signals HT0 - HT3:

НТ3	НТ2	HT1	HT0	Function
1	1	1	1	no action
1	0	1	1	Start on pos. edge
1	1	1	0	Start on neg. edge
1	0	1	0	Start on both edges
1	0	0	1	Start on pos. and stop on neg. edge
0	1	1	0	Start on neg. and stop on pos. edge

The output of the gates U54, 55 are the start signal PTRIGSTART (TP5) and the stop signal PTRIGSTOP (TP6). They are OR'ed with the start and stop signals from the other sources in the control section (Schematic 3C)

Input Pod

After conditioning (see INPUT SECTION description), the signals of the Input pod (Schematic 3C) are connected from the outputs of the latches U7, U8 to the address lines A0-A7 of the Qualifier Memory (U9, U10) via address lines HMAD0-7. These RAMs are MPU writeable via the device bus interface (MDI0-7). A pattern that was previously written into the location by the MPU, appears at the outputs of the RAMs. The RAMs are now addressed by the pattern at the Input pod. If this output pattern differs from the last addressed pattern (latched in the first latch U13, connected to the outputs of the RAMs) it will be recognized by the EXOR comparator U11, U12. This comparator outputs a high pulse which triggers the trigger filter monoflop and makes the first latch U13 transparent until the output of the latch is the same as the input. If no change at the RAM outputs occur befor the trigger filter time elapses, the pattern at the outputs of the first latch U13 is clocked into a second latch U17. Its function is described in the TRIGGER FILTER SECTION description. The outputs of U17 are fed to the 1 of 8 decoder U80 via the latches U14, U19 which are controlled by the trigger filter. Each of the eight outputs of the decoder corresponds to an action which may be triggered by the pattern of the input pod. This is shown in the following table:

Model 8175A Service

U80 Decoder inputs			Action
Α	В	C	
0	0	0	no action
1	0	0	START
0	-1	0	STOP
1	1	0	CONTINUE
0	0	1	JMPA
1	0	1	JMPB
0	1	1	TRIST ON
1	1	I	TRIST OFF

The second output of the latch U14 (which is controlled by the trigger filter (see TRIGGER FILTER SECTION description) is ORed with the output of the tristate flipflop U203B pin 15, hich is set or reset by the decoder outputs TRISTON or TRISTOFF.

Each output of the decoder described above is wire ORed with an output of a second decoder. This second decoder U81 does the interfacing to the third source of input signals to the control section, the MPU. The only difference compared to te to the first decoder is, that the inputs are not driven by the outputs of the qualifier RAMs, but by the device bus address lines of the MPU. So every action which may be triggerable by an input pattern at the Input pod is also triggerable by the MPU.

The common part of the control section (independent of the controlling source) consists of: flipflop U82A, the START/STOP flipflop and the TRIST flipflop (U203); the OR gates U84, the drivers for the Master/Slave interface U85, the receiver U90 also for the Master/Slave interface, U300 to 302, multiplexer U87 for the interface to the Mother Board. The output of the START/STOP flipflop U82A controls the oscillation of the master oscillator and is MPU readable via the ECL/TTL converter U93. This flipflop is set by the following OR'ed signals:

PSTART from the decoder described prevoiusly U80/81 PTRIGSTART from the Input Section (START/STOP Selection, Schematic 3A) PCONTINUE from the decoder U80, U81 PJMPA from the decoder U80, U81 PJMPB from the decoder U80, U81

The START/STOP Flipflop is reset by following ORed signals:

PSTOP from the decoders U80, U81
PTRIGSTOP from the Input Section (START/STOP Selection, Schematic 3A)
and also from the signal HSTOP (U92A/3) from the Data Board in single cycle mode, when a program end is reached.

Gates U84 encode the START, JMPA, JMPB and CONTINUE commands into two lines as described in the following truth table:

EVENT	Mother Board line	Mother Board line
	HSTART	НЈМР
NO	0	0
START	1	1
JMPA	0	1
JMPB	1	0

Service Model 8175A

These signals are synchronized with the clock by the flipflops U300, U301 and the gate U302. This is done as follows:

If a START (JUMP) occurs, it is latched in the FF U301 (which is self blocking, via its outputs) and fed to the synchronizing FF U300. If a pos. edge of the clock occurs at the trigger input of U300, a start (jump) pulse with a width of 20 ns is given to U85 with a defined phase to the clock. Then the FF U300, 301 are reset via the NOR gates U302.

The remaining gate U84B, ORes the two different TRIST sources: the tristate flipflop U203B, the HTRI-STATE signal from the latch U14. The signal HTRISTKEY from the MPU writeable register U115, is ORed with the Tristate Line by U84D. U85 A-D does the transformation of the three single ended lines and the clockline to four differential line pairs, with 50 Ohm serial termination (RA89) driving the master/slave interface connector J301 on rear panel and the receivers U90. This applies for the Master mode.

In the Slave mode, the outputs of U85 emitter follower are disabled by relay K80. In this case, J301 is an input connector for the slave, receiving the control and clock signals from the master. U90 buffers these signals and MUX U87 selects the delayed path in Master mode and the undelayed path in Slave mode. This is necessary to compensate the additional skew between master and slave (caused by the twisted pair transmission line between master and slave). U89 converts the four output signals of U87 to differential signals, which are fed to the high speed bus on the Mother Board via J6.

DEVICE BUS INTERFACE (Schematic 3E)

The principal function is the same as on the other boards and is described in the MPU part. It interfaces between the MPU and the Clockboard, allowing information to be written to control registers and RAMs on the Clockboard, to be read from circuits on the Clockboard for status control and selftest reasons.

The eight bit bidirectional databus is buffered by U103. The data flow direction is determined by the signal LRHW. Decoding of the address lines HDA0 - HDA5 is done by the main decoder U102 and the subdecoders U100, U101, U104 and U81. Every read or write cycle is synchronized by the signal LDBV. Card selection and board recognition is done by the signals LCEN, HCL1 and HCL2 via the main decoder U102 the gates U110 A,B and the diodes CR100, 101.

HEXT1

HEXT2

Table 8-3-1. Mnemonics Explanation

The first letter of a mnemonic means:

N: active on the falling edge P: active on the rising edge H: active high state L: active low state

Mnemonic	Explanation
CCLOCK	Counter Clock is output of the user clock
CLOCK	Master Clock fed to the Data Board
CLOCK (invers)	Master Clock fed to user clock circuitry
CL0 - CL2	Buffered Clock0-2 for the user clock circuitry
CT0 - CT10	Counter bits 0-10 for user clock programming
CTR	Counter Range bit for user clock range 10 and 100
D0 - D7	TTL Data Bus 0-7
DONTCARE	Inactive line
EXTCLOCKINP	External Clock Input
EXTINP	External Input
FD0 - FD7	Flag RAM Data outputs
FLAG0 - FLAG7	Flag outputs 0-7 to the flag pod
FRDN	Frequency down for frequency calibration
FRQLATCH	Trigger the frequency latch
FRUP	Frequency up for frequency calibration
GRDSENSE	Ground Sense line. Compensates the ground levels between systems
GT0 - GT7	Glitch supress time 0-7 for the trigger filter
HDA0 - HDA5	High TTL Devicebus Address 0-5 from the CPU
HDISINP	High Disable Input blocks the Input Pod signals from the following circuitry

High External 1. Ext. clock selection (1 = Pod).

High External 2. Ext. clock selection (1 = BNC).

HFUNCTSEL 0-2 High Function Select 0-2 decodes the qualifier functions

HFRR High Free Run, sets the internal clock oscillator in the free run mode and

resets the frequency latch if ext. clock is used.

HLOCKPLL High LOCK PLL

HMAD0 - HMAD7 High Memory Address 0-7 from the qualifier and the flag RAM's

HPOSSLOPE High Positive Slope chooses the edge for Input pod data synchronization

HQUALOFF High Qualifier OFF blocks the qualifier functions from the following

circuitry

HSLAVE High Slave sets the generator in slave mode

HSTARTOSC High Start Oscillator starts the internal oscillator or enables the external

clocks

HSTOP High STOP stops the oscillator after single cycle and after the program

single step

HTO - HT3 High Trigger function 0-3 selects the different modes from the external

clocks

HTRISTKEY High Tristate Key disables all outputs

HTRISTATE High Tristate is the asynchron tristate line

HPSS High Processor Single Step selects the function start, etc. from the CPU

"L" Low for open latch inputs

LADDCLK Low Address clock steps the memory counter for the RAM's

LCLKCTRL Low strobe signal for the clock control register

LCCLKREG1 Low strobe signal for the counter clock register 1

LCCLKREG2 Low strobe signal for the counter clock register 2

LCEN Low Card enable

LCTRLREG1 Low strobe signal for the control register 1

LCTRLREG2 Low strobe signal for the control register 2

LCLKOFF Low Clock OFF switches the userclock off

LDBV Low Device Bus Valid

LEXTCLK Low external Clock selects the external clocks

LFLAGUP Low Flag Up set the circuitry into static mode

LFLAGUP0 - 7 Low Flag Up 0-7 set the flags by the CPU

LFULLCLK Low Full Clock is used for a special programming external clock x 1 on

the Data Board

LFRQSL Identifies "clock too slow"

LGLITCHTIME Low strobe signal for the Glitch Time register

LLDMEMADD Low strobe signal for loading the memory address counter

LLATCHFLAG Low Latch Flag latches the flags in latch mode

LRDFRQ Low Read Frequency addresses the frequency comparator to read

LRDMEM Low Read Memory enables the read circuitry from the RAM's

LRDOSCSTATE Low Read Oscillator State addresses the state comparator to read the

oscillator state and the Data Board state

LRHW Low Read/High Wright

LSETFLAG Low strobe signal for setting the Flag register

LSLAVE Low Slave (see HSLAVE)

LSTATE Low State selects the mode asynchronous or synchronous for the input

pod

LSTART Low Start identifies the state of the oscillator

LTRIGCTRL Low strobe signal for the Trigger Control register

LVA Low valid Address enable the CPU controlled functions like start, stop

LW0 - 1 Low write enable 0-1 for the RAM's

LWEDA Low write enable DAC set the frequency calibration DAC into the write

mode

MEMSEL Memory select chooses the flag RAM or the qualifier RAM during the

self test

MDI0-7 Memory Data Input 0-7 for the Qualifier RAM

PEXTCLK1 External Clock line from input pod

PEXTCLK2 External Clock line from external BNC

PEXTREF External Reference line

Service Model 8175A

PCONTINUE CONTINUE function

PJMPA JumpA function

PJMPB JumpB function

PODTHR Programmable input pod threshold

PSTART START function

QD0 - QD7 Qualifier Data output 0-7

TRIST TRISTATE line

TRISTON TRISTATE ON disables the data output pods

TRISTOFF TRISTATE OFF enables the data output pods




Figure 8-3-1. Clock Board Block Diagram

8-121

Model 8175A

Model 8175A Service

TROUBLESHOOTING

General

Should a fault be isolated to the Clock Board (A30), the theory of operation should be read and understood before proceeding with troubleshooting in this area.



Instrument must not be operated without cover over power supply and fan areas!

Procedure:

With power OFF, disconnect the three 500 input cables which can be seen going into the side of the board. The cables are:

J303 EXT. INPUT (yellow, shrink tubing), J304 EXT. CLOCK and J305 EXT. REF (black, shrink tubing). Remove the board (use the supplied board extractors) and plug it into the test (service) connector. This is accessed by removing the cover plate MP9.

Switch power ON. After a few seconds the System Page Configuration Menu should appear.

If an error message is displayed, press any key to continue. If possible, Recall Standard Settings.

1. First check with DVM that the Power Supply and reference voltages at TP's and components indicated as follows are correct. (Connect DVM low terminal to the GND Testpoint on this board as near as possible to TP14).

TP TP14 C72 C74 TP Q50 Emitter TP C73 C78 TP C71 Q51 Emitter	15V -15V Osc -5V Ref -5V -5.2V Osc	+ 15.00V + 5.005V + 14.8V + 5.00V + 5.00V - 15.00V - 13.0V - 5.00V - 5.1V - 5.0V - 4.0V	± 50mV ± 5mV ± 200mV ± 200mV ± 50mV ± 200mV ± 200mV ± 200mV ± 200mV ± 200mV
Q51 Emitter R100/101	-4V	- 4.0V + 1.4V	± 200mV ± 200mV

Service Model 8175A

2. Set 8175A: Control Page (PAR)
Mode: [Auto Cycle] [asynchron] startable


Measure HLOCK PLL at U68/9, 10, 11

= +5V ([asychron]) = +0.152V. ([sychron])

Measure with 10017A Probe at TP7, the 1 MHz Ref Crystal Oscillator signal.

Scope settings: 0.2usec/Div. 0.1V/Div.

TP7
1 MHz Ref
Cryst Osc.




Measure with 10017A Probe at TP8, the 100MHz Master Clock and the Clock Signal U61C/15.

Scope settings: 0.02usec x 10/Div. 0.05V/Div.

To measure the Clock Signal: Press 8175A START Check that same signal produced at U90B/7.

> TP8 100 MHz M. Clk

> U61/C15 Clk Sig.




Model 8175A Service

Measure with 10017A Probe, the signal at U65/15 compared to the 100 MHz Master Clock. The signal frequency should be the Master Clock divided by 10 as shown in the photograph.

Scope settings: 0.02us/Div. 0.05V/Div. (Trigger on the slow signal)

> 100 MHz M. Clk

U65/15.




Measure with 10017A Probe, signal at U69/9 compared to the signal at U65/15. The signal frequency should be the Master Clock divided by 100.

Scope Setting: 0.2us/Div V/Div: 0.05V for U65/15 signal 0.2V for U69/9 signal (Trigger on the slower signal)

U65/15


U69/9



Measure with 10017A Probe the UCLK signal at U92/13.

Scope settings:

0.02x10us/Div. 0.05V/Div.



U92/13

Check with 10017A Probe the following signals:

CL0 U201A/3, CL1 U201A/4, CL2 U201/2


Set 8175A:

Control Page (PAR) Clock: [on] START

Measure with 10017A Probe, the signal CCLK compared to the 100 MHz Master Clock the CCLK signal.

Scope Settings: 0.05us x 10/Div. 0.05V/Div

100 MHz M.Clk



Model 8175A Service


Change Resoultion from [10ns] to [1us], >START and: check signals U209/3 and U209/14 and U201/12, 13, 14. CTR signal will go to ECL 0.

Scope Settings: 0.2usDiv. 0.1V/Div.

U209/3

U209/14


U201/12, 13, 14



CCLOCK signal 0.2us/Div. 0.05V/Div.

Measure for same signal at TP13 (HCLOCK OFF U45/11 = low)

TP13



Service

With 8112A signal:

PER lus DTY 50%

HIL +4V LOC 0V

supplied to the EXT INPUT Connector (J303 TRG).

Measure the signals at TP6 compared to ECL signal at TP16 with 8175A settings:

Control Page (PAR)


- 1. with START on [↑ and STOP on ♥] Edge
- 2. with START on [vand STOP on ↓] Edge

Scope Settings: Time/Div 0.2us V/Div 0.05

TP16

1.

2.



Measure the ECL signals at TP5 compared to the TP16 signal, with 8175A setting:

Clock Page (PAR)

- 1. with START on [4] Edge
- 2. with START on [↓] Edge
- 3. with START on [‡] Edge
- 4. with START on [↑STOP on↓] Edge

(same signal as 1.)

5. with START on [↓STOP on↑] Edge (same signal as 2.)


Scope Setting Time/Div 0.2us V/Div 0.1 3.

Measure with 10017A Probe at TP5, the PTRIG START signal and signal at U90D/12. Check for same signal at U90A/5.

Scope Settings: Time/Div 0.2us V/Div 0.05

TP5

U90D/12 U90A/5




Measure at U54 und U55, the signals HTO - HT3, as listed in Table 8-3-2.

Table 8-3-2.


Function	U55A/5 HT3	U55B/7 HT2	U548/7 HT1	U54A/5 HT0
no action	-0.4	-0.4	-0.4	-0.4
START on 🛧 Edge	-0.4	-5.0	-0.4	-0.4
START on \downarrow Edge	-0.4	-5.0	-0.4	-5.0
START on 🗘 Edge	-0.4	-5.0	-0.4	-5.0
START on T STOP on	-0.4	-5.0	-5.0	-0.4
START on \$ STOP on \$	-5.0	-0.4	-0.4	-5.0

(Refer also to Adjustment Procedure Clock Board!)




 \bigcirc


 \bigcirc



()


(,






 \bigcup


 \bigcirc



()

Ċ





Model 8175A Service

SERVICE BLOCK 4 DATA BOARD

INTRODUCTION

The main function of the Data Board is to generate the data and timing information for the 24 data channels. Program related settings are also produced by this board. There are 24 data channels, with a memory depth of 1024 bits. The memory can be looped via a program. The program memory has a depth of 256 steps. The four entry points can be activated either by the MPU or by an external trigger event.

Pattern durations are programmable from 20ns up to max 9.99 sec with a resolution of 10ns, 1us, 100us or 10ms.

Block Theory

The Data Board comprises thirteen functional blocks or sections. These are listed below and can be identified by referring to the block diagram Figure 8-4-1. A table (Table 8-4-1) listing/explaining all the mnemonic used in this service block, is included at the end of the theory section. The order of presentation of the blocks as listed below is also used in the detailed theory of operation. The functions are grouped as shown on the block diagram/schematics.

Device Bus Interface

Interrupt logic/Initialization logic Vector Memory Program Counter Program Memory Address Counter

Timing Memory Clock Generator Timing Generator

Data Memory Serializer Line Driver

MUX/Vector Latch

Detailed Theory of Operation

DEVICE BUS INTERFACE (Schematic 4A)

The device bus interface is the connection circuit between the MPU and the circuits of the Data board. The 8 bit bidirectional data bus - HDD0 to HDD7, the 6 bit unidirectional address bus - HDA0 to HDA5, and the 5 bit unidirectional control bus are connected to this board via J7 (Device Bus).

All inputs and outputs are TTL compatible. LDBV is the most important control bus signal. With LDBV low, the data and addresses on the device bus are valid. The incoming data bus is buffered by the octal bus transceiver U91. The otputs from the TTL data bus (D0-D7) are then transformed by U95, U96 into ECL compatible signals (HD0-HD7).

Service Model 8175A

All signals required by the Data Board circuits are decoded by the decoders U92, U93 and the D-Flip-Flops U99, U100. The outputs of these devices are also transformed into ECL compatible signals via U97, U98, U104, U107, U108 and U109. The decoders U105 and U106 (ECL 1 of 8 Decoders) generate the write-pulses (LW0-9) for the memories of the data board.

INTERRUPT LOGIC (Schematic 4B)

The incoming differential signals START and JUMP (from the Clock Board) are amplified by line receiver U1. The NOR Gates U76 A-C generates then the new signals PSTART, PJUMPA and PJUMPB. These three signals are the data information for the Flip Flops U73A, B and U74A. Also, a change on the START or JUMP-Signal generates via U66D/14 and U66A/2, the clock signal for the Flip Flops U73A, B and U74A. The delay between a change of START or JUMP and the positive going edge of the clock from U66A/2, is generated by the propagation delay of the two NOR-Gates U66 and the components R31, R66 and C54. R66 enables the delay between START and JUMP A/B to be adjusted to 18 ns (Testpoint 12 to 11). U73A/B and U74A store the START or JUMP A/B event. The outputs of these Flip-Flops address the Vector-Memory, and generate via U82B the signal HTRIG (TP11). U81A/B and U82A disable the Flip-Flops for a new event until the current one is completed.

The outputs of U77A, B, C (HSTARTAD, HJMPAAD and HJMPBAD) are the address lines for the vector memory. These lines are accessible either by the interrupt-logic U73A,B or U74, by the MPU U74A via the device bus interface (HSETSTART, HSETJMPA and HSETJMPB).

INITIALIZATION LOGIC (Schematic 4b)

Refer to Figure 8-4-2 when reading the following explanation. The signal HTRIG (U82B/15) goes high after a trigger event occurs. The next positive going edge of the 100MHz Clock (TP7) at Flip Flop U74B/11, will enable the Initialization Logic U71 and U72. HINT (U74B/15) goes high and a new trigger event (START/JUMPA,B) is prevented via U66A/5. The rising edge of HINT also sets both Flip Flops in U85. The outputs of these Flip Flops are HUCLKSTOP (U85/3) and HDCLKSTOP (U85/14). With these signals high, the clock output of the user clock UCLK (U39/7) or the Data Board clock (PTIMECLK) TP6 is switched off via Clock Generator U33A/B (Schematic 4C).

The third clock edge of the 100MHz Clock generates the reset signal HUINIT (U37/6,7) for the user clock counter of the Clock Board. Also, the signals HINIT and LINIT go true. If LINIT is low, the Program Counter is enabled for parallel load via U65/2. The same applies to the Address Counter and the Block Length Counter via U51/2. When HINIT is high, the parallel load for the timing counter is enabled via U21 and U18. HINIT high also controls the address clock LADDEN and the program clock LPRGEN, via U76 and U77 (Schematic 4A).

With these signals high, the Initialization Logic generates on the fourth clock edge, the signal PPRG (U79B/4). Signal PPRG clocks the parallel information of the Vector Memory in the Program Counters.

On the sixth clock edge, PADD2 loads the parallel information of the Program Memory into the Address Counters via signal PADDCLK1 and PADDCLK2 (TP4). Signal HADDS (U80A/5) is the reset signal of the Timing Counter (Schematic 4C) and the Serializer Control Unit U22 (Schematic 4D). If PADD2 occurs, the latch output U35 is disabled via signal HLATCHDIS = high.

The seventh clock edge generates the signal HJMPR (U80C/11). This signal resets U52 and the Flip Flops U73 and U74 via U81 and U82. A new trigger event is now possible. HINIT, LINIT and HTRIG will also be reset. The eighth clock edge stops the whole Initialization Logic because HINT goes low. HLATCHDIS and HDCLKSTOP are reset for normal working conditions of the Data Board.

Note that, the fifth clock edge reset the HUCLKSTOP signal. Therefore, the Clock Board will get four clock edges more than the Data Board.




Figure 8-4-2. Initialization Sequence

VECTOR MEMORY (Schematic 4B)

HSTARTAD addresses the start vector, HJUMPAAD and HJUMPBAD addresses the jump vectors in the Vector Memory by the MPU. New information is written into the Vector Memory by addressing the desired vector and then by selecting LW8 or LW9 (U99 Schematic 4A).

PROGRAM COUNTER (Schematic 4B)

The parallel data inputs for the program counters (U60-U63) are 8 bit words, derived from the Vector Memory U67-U70. The outputs of the counters U60/U61 are also 8bit words (PMA0-PMA7) and represent the addresses for the Program Memory U185-U189. U62 and U63 are loaded with the block-length program, in (1 complement) because they are up counters. U64 and U65 are responsible for the parallel loading of the program counters. At the end of the inialization cycle the parallel load mode will be finished, by setting LINIT (U64B/15) high. In normal use LPRGSETUP is low.

The program counters are resetable via HPRGR (schematic 4A 38) going high. In "count mode" HPRGR is low.

Signal LPRGLOAD (U65/2) goes low, if either: LPRGSET UP (Device Bus Interface 4A 25) or, LINIT (Initialization logic U64B/15) or, the borrow outputs TC (U62/4 and U63/4) are low.

LPRGLOAD low, indicates parallel loading of the program counters.

The counters will then store the parallel data of the Vector Memory synchronously with the next positive going edge of signal PPRG (U79B/14). The signal LLASTBLK of D-Flip-Flop U64A/2 indicates: "last program block in process".

If signal HPRGSSEN at U64A/4 is high, LLASTBLK goes true each time. This means, the Program single step mode is turned on. In normal use (autocycle and singlecycle) HPRGSSEN must be low.

PROGRAM MEMORY (Schematic 4B)

Addressed by the Program Counter signal PMA0-PMA7, the program memory (U185 to U189) produces two 10 bit words. The data outputs of the RAM's are connected to the parallel data inputs of the Data-, Timing Address Counters (U41-43 and U47-U49) and the Block Length Counters (U44 to U46).

The first 10 bit word (PRAM0 - PRAM9) is the start address of the Data-, Time and Address Counters, the second one (PRAM10 - 19) is responsible for the block length.

To write new information into the memory, the write-enable signals LW5 or LW6 are used. If LW7 is addressed, the program counters will increment by one automatically for a new address of the Program Memory.

ADDRESS COUNTERS (Schematic 4B)

The outputs of the counters U41-U43 (DMA0 -9) and U47-U49 (TMA0 - 9) are connected to the address inputs of the Data and Timing Memory.

The Data Address Counters address the Data-Memory (Schematic 4D), the Time Address counters the Timing-Memory (Schematic 4C).

The Block Length is counted by U44-U46.

U50, U51 and U52A are the control circuits for the parallel loading of the Address Counters. All these counters are resetable via HADDR 4A 35 going high. In "count mode" HADDR is low. LADDLOAD1 (U50D/14) and LADDLOAD2 (U50C/15) low, indicates parallel loading of the counters. Both signals go low, if either LADDSETUP (Device Bus Interface 4A 32) or, LINIT (U64B/15) or, the borrow outputs TC (U46/4 and U45/4 and U44/4) is low. The counters will then store the parallel data of the Program Memory synchronously on the next positive going edge of PADDCLK1 or PADDCLK2. The parallel load mode will be finished, by setting LINIT high. In the "count mode" LINIT as well as LADDSETUP are high. Signal LLASTPAT (TP8) indicates:

"Last pattern in process".

Because signal LLASTPAT is also the PPRG of the Program Counters U60-U63, a positive going edge of PPRG increments the Counters U60/U63.

TIMING MEMORY (Schematic 4C)

The Timing Memory size is 13 x 1kBit. It is organized as follows:

10Bit for the high resolution timing of 1024 possible steps 3Bit for the ranging.

The data-outputs of the Timing Memory (U140 - U152) are connected to the inputs of the high resolution counter (TRAM 0-9) and to the range counter (TRAM 10-12).

If LW4 is addressed, the address counters automatically increment by one.

Model 8175A Service



The task of the Clock-Generator (U39, U1, U2, U9, U20, U33, U37, DL1 and DL2) is to generate clock signals for different parts of the Data and Clock Boards, and also to enable the Start/Stop-Mode (Single Cycle-Mode).

U1 is the Line Receiver of the Clock-Signal from the Clock Board. It gives the differential signal to U39. From U39 the 100 MHz Clock is first connected to the Initialization Logic U74 and U71 (Schematic 4B) and then via Delay Line DL1 to U33/9. DL1 has a fixed delay of 10ns. U33/3 together with U2/3 and U2/2 and R25/C50 generates a clock pulse with constant width of about 4ns.

DL1 with its 10ns delay, compensates the propagation delays of U71, U72, U74, U79 and U80 inclusive line delay.

The Clock, with constant width of 4ns, goes via Buffer U9 as PTIMECLK0 to U32/11. It also goes via printed delay lines of 0.8ns and U9 (PTIMECLK1), 0.8ns +2.5ns and U9 (PTIMECLK2 and PTIMECLK3) to different parts of the Data Board.

From U33/3, the clock signal goes via U39B/7 (UCLK), DL2 and U37B, back to the Clock Board. DL2 delays the clock UCLK by either 0ns, 5ns or 10ns, because the user clock edgs should occur after the data edge.

U20, U32A, U2 and R26/C51 are the STOP-Circuit of the Data Board.

When Single-Cycle is selected (via signal LSINGLCY), U20B/15 goes low if all other inputs LSERSTOP, LLASTBLK, LLASTPATT and LSTOP are low. The next positive going edge of PTIMECLK2 generates at U32/3 the signal HSTOPCLK. This signal immediately stops the Set-Input U33/5,12 the clocks of the Data Board and the Clock Board. Output U32A/2 stops the Oscillator of the Clock Board via U37A (STOP).

HSTOPCLK is reset by itself via the time responsible parts R26/C51 and U2 after about 80ns. This time is necessary for the Clock Board to stop the Oscillator.

TIMING GENERATOR (Schematic 4C)

High Resolution Counter

The high resolution counter (U15-U17) is loaded with 10Bit information. The shortest programmable time is 20ns, the max. time is 10.24us with a resolution of 10ns. To enable the high resolution timing counter, signal LPERTC must be low. LPERTC goes low, either if the range counter is in use or if signal L10NS is low. L10NS is controlled by bit 12 of Timing Memory (TRAM12 U18A/7). The clock for the high resolution counter is PTIMECLK2. The Gates U19, 20 and 21 together with D Flip-Flop U18B generate the signal for the parallel loading of a new timing information. The counters U15-U17 and U18B divide the 100MHz clock by two for the shortest timing (20ns). For the max. timing (10.24us) the counters together with D Flip-Flop divide the clock by 1024. The D Flip-Flop U32B gets the timing information from U18B/15 via U23B and generates synchronously with PTIMECKL0 the signals:

PADDCLK1 (U32B/14) and PADDCLK2 (U39A/3).

These signals are necessary in order to get a new address for Data- and Timing Memories. If PADDCLK2 via Buffer U39A goes high, U35 generates a latch signal LATCH, with a width of 3,5 ns, for the output latches of the Buffer- or Fine Timing-Board.

The signal LSTOP = low (U20A/2) indicates, that the last timing of a pattern is in process and the next clock edge will be the last one.

Service Model 8175A

Range Counter

The range counter U3 to U8, U10, U11, U12 and U14 generates three timing signals: 1us, 100us and 10ms. U14 combines these three signals with the information coming from decoder U29. The data source of this decoder is bit 10 (TRAM 10) and bit 11 (TRAM 11) of the timing memory latched by U30.

If, for example, signal L100us (U29/5) is low, U14 detects the 100us signal and the output signal (U14/2) LPERTC gets low for 10ns at a period of 100us. The high resolution counter is now the multiplicator by N of the desired timing range (N x 100us).

N will be loaded into the high resolution counter with the complement of the timing RAM's. HTIMELOAD (U18B/14) will synchronize the range counter with the high resolution counter. The Clock for the Range Counter is PTIMECLK1.

DATA MEMORY (Schematic 4D)

The Data Memory size is 24 x 1kBit. The data outputs DRAM3 -DRAM23 of the Data Memory (U153-U168) are connected to the inputs of the line drivers U132-U138. The outputs of U153-U168 are also connected to the serializer circuit (U25-U28). In Serial Mode the outputs of the Data RAMs U173-U176 are disabled. DRAM 0 - DRAM2 are OR connected with the outputs of the serializer via U131.

SERIALIZER (Schematic 4D)

The serializer is split into two parts:

- the shift registers U25-U28
- the control circuit U22, U23, U31, U34 and U38.

The shift registers U25/U26 are loaded with the data of U161-U168 (DRAM 8 - DRAM 15) and shift registers U27/U28 with the data of U153-U160 (DRAM 16 - DRAM 23). In serial mode the outputs of Data Memories U173-U176 are disabled, because the serializer outputs (SERCLK, SEROUT1 and SEROUT2) are OR connected with signals DRAM0 -DRAM2. The three functions (load parallel, shift and stop) of the shift registers are controlled via counter U22 and Gate U23B. The control circuit is initialized with signal HADDS, signal LTIMELOAD1 during the timing duration is in process. In the full clock Mode (timing generator is turned on), the shift register isn't stopped and generates a 100MBit serial data stream. Therefore, U22 controls the parallel loading of the shift registers. Clock of U22 and the shift registers U25-U28 is PTIMECLK3.

After each seventh shift movement in normal mode and after each fourth shift movement in full clock mode, a new pattern address will be clocked via (LSEREND) going low (U34/3). The Ex OR Gate U31 then generates the signal LSERSTP to stop the clock, if the single cycle mode is programmed.

LINE DRIVER (Schematic 4D)

The 24 outputs of the Data Memory (DRAM 0-DRAM 23) and the three outputs of the Serializer (SERCLK, SEROUT1 and SEROUT2), are connected to the line drivers U131-U138. The differential outputs are then connected via J8 to the high speed bus of the 8175A.

MUX (Schematic 4E)

The analog multiplexers (U111-U118 and U124-U126) are used to switch the data of the memories and the addresses of the counters to the ECL/TTL translaters (U120-U123).

Because the lines of the fast ECL-counters and the memories are optimized for high speed operation, these signals are sensed via R1-R11 and RA55-RA62 for good high frequency performance. The output lines of the translators (D0-D7) are connected to the Device Bus Interface (Schematic 4A), the MPU will be able to read the desired datas or addresses. The outputs of U120-U123 can also be in tristate mode. The selection of the desired data lines is done by writing a 3Bit word into the D-Latch U119.

VECTOR LATCH (Shematic 4A)

The vector latch (U200-U204) stores the currently running vector and the previous one. The incoming interrupt signals (HJMPAAD, HJMPBAD, HSTARTAD and VECLOAD) are transformed by U200 (ECL/TTL).

The encoded information of the current vector and the previous one, is latched by U201-U203. From ECL OR Gate U66 (Schematic 4D) via U200, a latch signal for U202 and U203 is generated by the ECL-Signals LPRGLOAD and PPRG. U204 is the connection between the vector latch and the Device-Bus-Interface (Schematic 4A).

Table 8-4-1. Mnemonics Explanation

The first letter of a mnemonic means:

N: active on the falling edge P: active on the rising edge H: active high state L: active low state

Mnemonic	Explanation
100 MHZ	Main clock from Clock board.
D0 - D7	TTL DATABUS 0-7
DMA0-DMA9	Data-Memory Address 0 - 9.
DRAM 0-23	
HADDR	High Address Reset. It resets the Address-Counter.
HADDS	High Address Set. It enables the address load of the Address-Counter during interrupt.
HD0-HD7	High Data 0-7. ECL-Data bus on the Data board.
HDA0-HDA5	High Devicebus Address 0-5. TTL-Devicebus from the CPU board.
HDD0-HDD7	High Devicebus Data 0-7. TTL-Devicebus from/to the CPU board.
HDCLKSTOP	High Data Clock Stop. If this signal is high, the signals PTIMECLKO, 1, 2 and 3 are stopped.
HFULLCLK	High Full Clock. It enables the Serializer-Hardware of the Data board to generate a 100 MBit datastream.
HINT	High Interrupt. It indicates the Interrupt-Logic is on work.
HINIT	High Initialize. It starts the Interrupt-Logic.
HINITEN	High Initialization Enable enables the Initilization logic without trigger event.
HJMPR	High Jump Reset. It resets the Interrupt-Logic.

Service Model 8175A

HJMPAAD High Jump A Address addresses the Jump B Vector.

HJMPBAD High Jump B Address addresses the Jump B Vector.

HLATCHDIS High Latch Disable. If this signal is high during initialization, the LATCH

output is disabled.

HPRGR High Program Reset. It resets the Programm-

Counter.

HPRGSSEN High Program Single Step Enable

HSERIAL High Serial. It indicates the Serial-Mode of the

Data board.

HSETJMPA High Set Jump A. It addresses the Jump A Vector of the Vector-Memory.

HSETJMPB High set Jump B. It addresses the Jump B Vector of the Vector-Memory.

HSETSTART High Set Startvector. It addresses the Start-Vector of the Vector-Memory.

HSTARTAD High Start Address addresses the Start Vector.

HSTOPCLK High Stop Clock stops the Clock on the Clock Board and the PTIMECKLS of

the Data Board.

HSTOPUP The same as HSTOPCLK, but it goes true via an MPU access of the Data

Board Memories.

HTIMELOAD High Time Load. It puts the High Resolution Timing-Counter in its parallel-

mode. The next rising edge of PTIMECLK1 loads this Counter in parallel.

HTRIG High Trig. If this signal goes high, a START or JUMPA,B is received.

HUINIT High User clock Initialization resets the user clock circuit on the Clock Board

HUCLKSTOP High User Clock Stop. If this signal is high, the clock of the user clock is

stopped (low).

JUMP Jump - Signal from the Clock board.

L08 L0 or 8 indicates that the shift register of the serializer must store a new byte

before a new serialization.

LIONS Low 10 NS. It indicates the highest speed mode of the Timing Generator.

L1US Low 1 US. It indicates the 1 usec increment timing range of the Timing

Generator.

L100US Low 100 US. It indicates the 100 usec increment timing of the Timing

Generator.

L10MS Low 10 MS. It indicates the 10 msec increment timing of the Timing

Generator.

Model 8175A Service

LADDEN Low Address Enable. It has the same function as LADDENUP, but it is gener-

ated by the Interrupt-Logic.

LADDENUP Low Address Enable Up. It enables the Address Counter of the Data board for

stepping by the MPU.

LADDLOAD1 and 2 Low Address Load1 and 2. They set the Address Counter in the parallel mode.

LADDSETUP Low Address Set Up. It enables the Address-Counter to load the data from the

Programm-Memory parallel, if addressed by the MPU.

LATCH Latch, signal for the output latches of the Buffer or Fine Timing Board.

LCEN Low Card Enable.

LCONTROLREG1 Low Control Register 1 and 2. They select the MPU

LCONTROLREG2 access to Latches U99 or U100.

LDBV Low Device Bus Valid. It indicates that data and address on the Device-Bus

are valid.

LINIT Low Initialization is the inverted signal of HINIT.

LLASTBL Low Last Block. It indicates the last Programm Block is over.

LLASTPAT Low Last Pattern. It indicates that the last pattern is in process.

LMEMSEL Low Memory Select. It is the address for the

selection of the desired memory or counter on the

Dat board.

LMHS Low Master/High Slave.

LPERTC Low Period Terminal Count. It is the enable signal High Resolution Timing-

Counter. If it is low, the next rising edge of PTIMECLK1 increments the

counters.

LPRGEN Low Programm Enable. It has the same function as LPRGENUP, but it is

generated by the Interrupt Logic.

LPRGLOAD Low Program Load. It indicates the parallel loading of the programm

counters.

LPRGENUP Low Programm Enable Up. It enables the Programm Counter hardware of the

Data board for stepping by the MPU.

LPRGSETUP Low Programm Set Up. It enables the Programm Counter to load the data

from the Vector-Memory in parallel, if addressed by the MPU.

LREAD1-LREAD3 Low Read 1 - 3. They enable the MPU to read the Memories and counters of

the Data board.

LRHW Low Read / High Write.

LSEREND Low Serial End. It indicates the end of the Serialization of one byte. This

signal comes from the Serializer.

LSERIAL Low Serial. - same function as HSERIAL

LSERSTP Low Serial Stop indicates the STOP in Serial-Single-Cycle/Mode. This signal

comes out of the Serializer.

LSINGLCY Low Single Cycle. It indicates the Single Cycle-Mode of the Data Board.

LSTOP Low Stop indicates the last clock of a pattern duration is received, a timing is

done.

LTIMELOAD Low Time Load. - same function as HTIMELOAD

LW0-LW9 Low Write 0 - 9. If addressed, writes the data on the ECL-Databus in the

selected memory.

PADD1 and PADD2 Positive Address Clock 1 and 2. They come from the Timing Generator of the

Data board and increment the Address-Counter, if the duration of a pattern is

over.

PADDCLK1 Positive Address Clock1. It increments the Address Counter for the Timing-

Memory.

PADDCLK2 Positive Address Clock2. It increment the Address Counter for the Data-

Memory. It also generates the Latch-Pulse.

PADDSTEPUP1 Positive Address single Step. It increments the Address-Counter if addressed by

the MPU.

PJUMPA Positive Jump A. It executes the Jump A-Vector.

PJUMPB Positive Jump B. It executes the Jump B-Vector.

PMA0-PMA7 Program Memory Address 0 - 7.

PPRG Positive Program Clock. A positiv going edge of PPRG increments the Pro-

gram Counters.

PPRGSTEPUP Positive Program single Step. It increments the Program-Counter if addressed

by te MPU.

PRAM0-PRAM19 Program RAM Outputs.

PRGSTEP Program Step.

PSTART Positive Start. It executes the Start-Vector.

PTIMECLK0,2 Positive Time Clock 0,2. They drive the Timing Generator of the Data board.

PTIMECLK1 Positive Time Clock 1. It drives the Range Counter of the Data Board

Model 8175A

Service

Positive Time Clock 3. It drives the Serializer on the Data board. PTIMECLK3

Serial Clock. It indicates these clock edges which shift the parallel datas into serial datas. SERCLK

Serial Output 1 and 2. They are the outputs of the Serializer. SEROUT! and 2

Start - Signal from the Clock board. START

STOP

Stop. It disables the clock (100 MHz) on the Data board.

Timing Memory Address 0 - 9. TMA0-TMA9

Timing RAM 0 - 12 These are the outputs of the Timing-Memory. TRAMO-TRAMI2

User Clock signal of the userclock circuit.

UCLK

Vector Load. This signal writes the new vector in the vector latch and shifts the old one. VECLOAD

TROUBLESHOOTING

General

Should a fault be isolated to the Data Board (A40), the theory of operation should be read and understood before proceeding with troubleshooting in this area.



Instrument must not be operated without cover over power supply and fan areas.


Procedure:

With power OFF, remove the Data Board (use the supplied board extractors) then plug it into the test (service) connector. This is accessed by removing the cover plate MP9
Switch power ON. After a few seconds the System Page Configuration Menu should appear.
If an error message is displayed, press any key to continue. If possible Recall Standard Settings.

1. First check with DVM that the Power Supply Voltages at the following TP's are correct.

TP +5V	+5.0V	± 50 mV
TP -5V	-5.1 V	± 50 mV
TP -0.7V	-0.7V	± 100 mV
TP -1.3V	-1.3V	± 100 mV


2. On Control Page (PAR) change Mode: [Auto Cycle] > START. Measure with 10017 Probe at TP7, the 100 MHz clock signal (ECL).



Measure with 10017A Probe at TP6, the P TIME CLK signal (ECL)

Scope Settings: as before

TP6



Check the signals at following devices (same waveforms as for PTIMECLK):

PTIMECLK0 PTIMECLK1

U9/15 U9/3

PTIMECLK2 U9/14 PTIMECLK3 U9/2

Measure with 10017A Probe at TP4, the PADDCLK2 signal (ECL)


Scope settings:

Time/Div 0.05us x 10 5 nsee

V/Div 0.02

AC


TP4 PADDCLK2





Scope Settings: as before


TP2 LATCH



Measure at TP10 the UCLK Signal.

Scope settings: Time/Div 0.02 us x 10 V/Div 0.02 AC

> TP10 UCLK



Set 8175A:


```
DATA > NEXT = Data [Pattern] Setup > CURSOR+ = Address 0000 > CURSOR+ = POD2 CH7 > 1.24x > LOAD ALL ONES AT ADDRESS OOOD PROM > CURSOR+ = PROG1 > CURSOR+ = 1023 > 0001 > blue > EXEC = UPDATE > START
```

Measure with 10017A Probe the DRAM 0-23 Signals at the respective test points. Refer to the board layout diagram to identify the test points.

Time/Div 0.05 us x 10


V/Div 0.05

DC



DRAM 0-23
SCHEMATIC 4D
TC U176 PINI,
U175 PINI,
ETC


Measure with 10017A Probe the HTIMELOAD and LTIMELOAD signals. Scope settings: as before.



Set 8175A Data Page [Format] Allocation (PAR) Period: 10 us

Measure via 10017A Probe at U11/12, the timing signal 1 us.


Set scope Time/Div 0.2 us V/Div 0.05 DC



U11/12

Measure via 10017A Probe the LPERTC Signal (U14/2). (With signal L1us low, LPERTC goes low for 10 ns with a period of 1us). Set scope
Time/Div 0.5 us

Time/Div 0.5 us Delayed Time/Div 0.01 us




U14/.2

Check also that (with L1 us low) HTIMELOAD goes high for 10 ns with a period of 10 us. Set scope: LU18-19

Time/Div 5 us


Delayed Time as before



Set 8175A:

[Clock] menu details to be as shown:

#1



Set 8112A:

TT_L / fix Per 1.00 us HIL +2V DEL min LOL 0V WID 30 ns


Connect the 8112A output signal to the EXT INPUT BNC of 8175A.


Measure with 10017A Probe the signal at TP12, and HTRIG signal at TP11
Scope settings:
Time/Div. 0.2 us x 10
V/Div 0.05

TP12

TP11
HTRIG

Measure with 10017A Probe the following ECL signals with respect to the 100 MHz clock. Scope setting 0.2 us/Div x 10 0.05 V/Div







SET UP #2
On Control Page [Cloc] menu, change: System Clock to [external from rear panel BNC].

Apply a 1 MHz Square Wave Signal to the EXT. Clock BNC on rear panel (e.g. 8007B: Period 1us, Width 500ns, Ampl. +2V*


Delay min, TT min, Offset OFF, Norm + Scope setting 2us/Div 0.05 V/Div






U64/14
HINIT
NOTES USE TPIN AS THE
TRIGGER TO CHEEK
FOR PROPER TIME
RECATIONSHIP

U64/15 LINIT



U85/3 HUCLKSTOP


U85/14 HDCCLKSTOP




TRISCRA ?

U37/7 HUINIT

U71/15. HLATCHDIS





NOTE: With the internal 100 MHz Clock Signal, propagation times of IC's may have to be taken

#2.4

RESET \$175A into account!

CREEK TO [INTERNAL]


ON CONTROL PAGE


(DODE DUTY CYCLE)


U37/7


HUINIT


U71/15 HLATCHDIS¹




















22222 -- 2



()



ال



Model 8175A Service

SERVICE BLOCK 5 BUFFER AND FINE TIMING BOARDS

INTRODUCTION

This is a two part service block which covers both of the above boards. A single asembly number of A50 is allocated for both types of board. A Fine Timing Board (A52) is installed (in place of the Buffer Board) only if your \$175A includes option 001. Therefore, your 8175A will have either an A50 or an A52 board installed, but not both. The first part of this service block covers theory and troubleshooting of the Buffer Board. Ignore this and refer to the second part if your 8175A has a Fine Timing Board installed.

NOTE: In the case of the Fine Timing Board, if your 8175A has a serial number lower than that shown at the front of this manual, refer to the Backdating section.

BUFFER BOARD

THEORY OF OPERATION

Introduction

The Buffer Board is used to either synchronize all 24 data-signals for minimum scew in Parallel D.G. configuration or, to serialize the data signals to channels 0 and 2 in Serial configuration.

The board comprises four main sections or blocks. They are shown on the block diagram (Figure 8-5-1) and are as follows:

Input Circuitry
Output Circuitry
Latch-Tristate Circuitry
Device Bus Interface

Note that, a table (8-5-1) which explains the mnemonics used on the schematics is included at the end of the theory section.

INPUT CIRCUITRY (Schematic 50B)

All incoming differential ECL data-signals from connector J10 are converted into single ended signals by the line receivers U100-U106, they are then fed to the output circuitry.

OUTPUT CIRCUITRY (Schematic 50B)

The output circuitry is divided into two main sections which are described as follows:

Output section channel 0-3
Output section channel 4-23

Output Section Channels 0-3

The data-signals for channels 0-3 are fed to the quad-NOR-Gate U461 (the common input U461/12 is at low). The inverted data signals 0-3 are then fed directly to the inputs of the level-triggered ECL-data Latch U470.

Service

When the 8175A is configured as a Serial D.G., (HSERIAL=High) the input data passes directly through the latch, because the latch enable signal (LATCH2) at U470/20 will be set low. (The latch is in transparent mode). In the Serial configuration, channel 0 and channel 2 are used for the serial output patterns and channel 1 is the clock output (see also theory of the Data Board).

When the 8175A is configured as a Parallel D.G., (HSERIAL = low) therefore LATCH2 will follow the incoming latch-signal. The input data will be latched to the outputs of U470 when the latch signal at pin 20 goes high. The differential output signals are then sychronized, and fed to the output pod connector J501.

Output Section Channels 4-23

This section is really of significance only in Parallel configuration. The input data-signals 4-23 are synchronously latched (U471-474) to the output pod connectors J502 and J503 by the latch-signals LATCH3 - LATCH5. The operation is as previously described for channels 0 - 3. (In Serial configuration, parallel data is available from channels 4-23, but with an 8 times slower pattern duration.)

LATCH-TRISTATE CIRCUITRY (Schematic 50A)

The incoming differential ECL latch-signal (HLATCH/LLATCH) is converted into a single ended latch-signal by the line receiver U107B and is fed to the dual-NOR-Gate U462. The resulting latch-signal is then split by U462B into signals LATCH3 - LATCH5 for the output latches U471 - U474.

Also, the latch-signal is fed to U462A from where the signal LATCH2 is produced. The output condition of LATCH2 depends on the control-signal HSERIAL. When HSERIAL (U462A/6) goes high (Seial configuration), LATCH2 is constant low. When HSERIAL goes low (Parallel configuration), LATCH2 is able to follow the incoming latch-signal.

Also in this section, the tristate-signals are conditioned. The incoming differential ECL tristate-signal is buffered by the line receiver U107A, split by the quad-NOR-Gate U463 and then fed to the output pod connectors J501 to J503.

DEVICE BUS INTERFACE (Schematic 50A)

This section's main function is to interface the board with the MPU and to provide the ECL control-signal HSERIAL. It comprises two functional blocks: this circuitry:

- Interface section
- Register section

Interface Section

This section includes the Octal bus transceiver U560, the OR-Gate U561, the diodes CR501, CR502, and the decoders U562 and U563. U563 is activated by the signals LCEN and LMHS as they go low. When HCL1 goes high and HCL2 goes low, the diodes CR501, CR502, are pulled to low so producing the Buffer Board identifying code number (for the CPU) of decimal 50.

When HCL1 and HCL2 go low, U560 is enabled. U560 is in read mode when LRHW goes low, Data D0-D7 will be transmitted to the HDD0-7 data bus.

In the write mode (LRHW=High), all incoming TTL data (HDD0-HDD7) is fed to the latch register U540.

The address decoder U562 is enabled when HDA5 goes high plus LDBV low (low-devicebus valid, see theory of MPU) and when the inputs HDA3 and HDA4 of U563 go low. U562 provides the latch-signal for the latch register U540 when U562 is enabled and signals HDA2 and HDA1 are high and HDA0 low.

Register Section

The input data D0 - D7 from U560 is written into the register U540 when the latch-signal at pin 11 goes low and latched to the outputs when the latch-signal goes high afterwards. The TTL-signals from U540 are converted into the required ECL signals by the TTL-ECL Translator U542.

NOTE: On the Buffer Board, the only signal from U542 which is used is HSERIAL. The other signals are related to Fine Timing functions.

Table 8-5-1 Mnemonics Explanation

The first letter in a mnemonic means:

H: high active

L: low active P: the raising edge of a signal is the active N: the falling edge of a signal is the active

Mnemonic

Explanation

FTL - Databus 0-7 on the board. D0 - D7

Address-lines of the devicebus. High Control Line 1, 2. HDA0 - HDA5 HCL1, HCL2

High Device Data 0-7.

HDD0-7

This signal indicates the Serial-Mode. HSERIAL

LATCH2 - LATCH5

Latch signals for the output-latches U470-U474. In Serial - Mode LATCH2 is low, therefore the output latch U470 is transparent.

Low Card Enable.

LCEN

Low Device Bus Valid.

Low Master/High Slave.

Low Read/High Write

LRHW

LMHS LDBV

INPUT CIRCUITRY BLOCK DIAGRAM BUFFER BOARD 8175A нятон / шятон OFINEL B - 23 HOTHER BOPR 318

Service

50B TRISTATE DEVICE BUS INTERFICE DEVICE BUS DATA

NOTIFIER BOTHED DEVICE BUS

Pott GUTPUTS 3583

CIRCUITRY

LATCH TRISTATE CIRCUITRY

50A

Figure 8-5-1. Buffer Board Block Diagram

8-181

Model 8175A Service

TROUBLESHOOTING (BUFFER BOARD)

General

Should a fault be isolated to the Buffer Board (A50), the theory of operation should be read and understood before proceeding with troubleshooting in this area.

CAUTION

Instrument must not be operated without cover over power supply and fan area.

Procedure:

With power OFF, plug the Buffer Board into the 8175A test connectors. Switch instrument ON, and Recall Standard Settings.

a) First check with a DVM that the Power Supply voltages at the following test points are correct:

```
TP +5V +5V ± 50 mV

TP -5.2V -5.2V ± 50 mV

TP +15V +15V ± 50 mV

TP -15V -15V ± 50 mV
```

b) Check that signal HDELAY = LOW, then for the two modes, check that signals:

Parallel Config.

HSERIAL = Low

LATCH2 is able to follow the incoming latch signals HLATCH/LLATCH

LATCH3-5 are able to follow signals HLATCH/LLATCH

Serial Config.

HSERIAL = High

LATCH2 = Low U470 is in transparent mode

LATCH3-5 are able to follow signals HLATCH/LLATCH

c) Set 8175A:

```
CNTRL > CURSOR+ > NEXT = [Auto Cycle] >
DATA > CURSOR+ = Period > 0.1 > DATA > NEXT > CURSOR+ = Address 0000 > ROLLT =
Address 0001 > CURSOR+ = POD2 CH7 > 1 24x >
PRGM > CURSOR+ = PROG1 > CURSOR+ = 1023 > 0001 >
OUTPUT > NEXT = enabled >
bouce > EXEC = UPDATE > START
```


With scopes settings:

0.05 us/Div and 0.05 V/Div

measure the signals at the following conponents (refer to the photos).


U100/5

U100/4




U461/10


U461/14




LATCH2 (U470/20)


U470/12 NOTE: for this test ensure that all PODs disconnected.







,		
	COC CO	11/2 12/3 12/3 11 11 11 12 12 13/4 13/4 13/4
	REF DES	U U S S S S S S S S S S S S S S S S S S
1	GRID LOC	CC CD CC CD CC CD CC CD CD CD CD CD CD C
	REF DES	U313 U314 U322 U323 U323 U323 U323 U333 U333 U33
	GRID LOC	A2/3 A4/3 A4/3 A4/3 A4/3 A4/3 A4/3 A4/3 A4
	REF DES	RA471 RA471 RA473 RA473 RA473 RA473 RA473 RA510
	GRID LOC	まる
	REF DES	R.775 R.300 R.300 R.301 R.301 R.302 R.302 R.303 R.303 R.304 R.305 R.307
	GRID LOC	2228 2888 8888 2888 2888
	REF DES	R115 R115 R115 R115 R115 R116 R200 R200 R200 R200 R200 R200 R200 R20
	GRID	85 45 55 55 55 55 55 55 55 55 55 55 55 55
	REF DES	\$65662
	GRID LOC	225 85 85 85 85 85 85 85 85 85 85 85 85 85
	REF DES	වීමීල් රීරීජීමීම් විරීජීමීම් විවිජීමීම් ජීවීමීම් පිට්වීම් පිට්වීම්ට විරීම්මට පිට්වීම්ට විරීම්මට පවසය



FINE TIMING BOARD

THEORY OF OPERATION

Introduction

The Fine Timing Board is based on the Buffer Board. It performs the same functions and also provides an additional "fine timing" (delay) capability. Its two functional modes are therefore:


- Buffer Mode
- Delay Mode

Buffer Mode

In buffer mode, the board is used either (in Parallel D.G. configuration) to sychronize all 24 data signals for minimum scew or, (in Serial D.G. configuration) to serialize the data for outputting from channels 0 and 2 of POD 0.

Delay Mode

In delay mode, the board performs the above stated "Buffer" functions and also: enables 4 channels (2 if Serial D.G.) to be delayed (compared to the same channels when non-fine timed) by between 20 and 40 ns (Parallel D.G.) or 0 to 20 ns (Serial D.G.). See the figure below.



Functional Description

The Fine Timing Board comprises the five main sections or blocks listed below. The distribution of these over the schematics is shown in the block diagram Figure 8-5-1.

Input Circuitry
Delay Circuitry
Output Circuitry
Latch/Tristate Circuitry
Device Bus Interface

INPUT CIRCUITRY (Schematic 52B, 52C)

All incoming differential ECL data-signals from connector J10 are converted into single ended signals by the line receivers U100-U106 and are then fed to the output circuitry.

In addition to this, the ECL data-signals 0-3 are connected to the low-level-triggered Latch U101A-D (schematic 52C). It synchronizes the data-signals 0-3 via the signal LATCH1 for Parallel configuration (see Figure 8-5-2). In Serial configuration, the latches are transparent (HSERIAL=High and LATCH1=constant Low).




Figure 8-5-2

The low-level-triggered data Latch U121 gives a fixed delay to the data-signals 0-3 in delay mode via the signal LATCH1A (see Latch Tristate Circuitry explanation). In relation to the data-signals 0-3 in buffer mode, the delay is 20 ns (see Figure 8-5-3).




Figure 8-5-3

From the Latches U121, the data-signals 0-3 go to U112, U122. In delay mode (LDELAY=Low) the signals are fed to the following difference-amplifiers:

(Q200-231, R200-236, C200-231). The difference amplifiers convert the data-signals to special levels (not ECL) to compensate the attenuation across the delay circuitry. The data-signals 0-3 are levelshifted by the temperature compensated current sources (Q240 - 271, R240 - 275, L240 - 270). These are used to compensate the base current of the last four delay line switches in the delay circuit (schematic 52D).

DELAY CIRCUITRY (Schematic 52D)

In delay mode, the data signals CH 0-3 can be delayed from 20 ns up to 40 ns by printed delay lines in 100 ps steps. They are switched in by the delay line switches U300-U335. (5.5 ns are used to compensate the scew between the data-signals 0-3.) The delay line switches (U300-315 and U320-335) route the data-signals through the corresponding delay lines. The switches are enabled by -12 V on pin 6 and pin 7 at open (see Figure 8-5-4).

Model 8175A Service

The following is an operational description of one delay line switch (U300). Refer to Figure 8-5-4. Q1 and Q4 are switched on and Q2 and 3 are switched off. Q2 and Q3 would be switched on for zero delay by holding pin 6 open and pin 7 at -12 V. They also serve to compensate the delay across Q1 and Q4 in delay configuration. The diodes CR1-CR4 are used to decouple the capacitance of the analog switch from the base of the delay line switch-transistors.




Figure 8-5-4. Delay Line Switch

The analog switches U340-357 (Figure 8-5-4) under the control of the incoming signals LDEL01-LDEL38, control the voltages at pins 6 and 7 of the delay line switches. The voltage regulators U360 and U361 provide special voltages (-12 V, +12 V) for the delay line switches. The resistor dividers R300/301 - 334/335 compensate the base current of the last four delay line switches.

From the delay circuitry, the data signals 0-3 are fed, via the peaker/Buffer section schematic 52C, to the output circuitry.

OUTPUT CIRCUITRY (Schematics 52C, 52B, 52E)

This comprises two sections or blocks:

- Output section channel 0-3
- Output section channel 4-23

Output Section Channel 0-3

The data signals Channel 0-3 are fed from the delay circuitry (schematic 52D) to the peaking circuits L400-430, R400-432 (schematic 52C), to improve the signal characteristics. They are then fed to the buffers Q400-430 and U440.

In delay mode, the data signals CH0-3 are then connected via U460 to the low level triggered output Latch U470 (schematic 52B) because the common input of U460 (LDELAY) will be low. The undelayed data signals CH0-3 (U100/2,3,14,15) will be prevented from passing through the quad-NOR-Gate U461, because its control signal (HDELAY) will be high. The data signals are then converted into differential signals by the Latch U470 (latched when signal LATCH2=Low) and fed to the output pod connector J501.

Note that if delay mode is not used (buffer mode), the delayed data signals CH0-3 cannot pass through U460 (LDELAY=High). In this case, the undelayed data signals will be fed to the output latch U470 via U461 (HDELAY set low).

In Serial D.G. configuration, (HSERIAL=High) the input data passes directly through the output latch because the latch enable signal (LATCH2) U470/20 is set low (latch is in transparent mode). In this mode channel 0 and channel 2 are used for the serial output patterns and channel 1 is the serial clock output (see also theory of the Data Board).

In Parallel D.G. configuration (HSERIAL = LOW therefore LATCH2 is able to follow the incomming latch-signals), the input data is latched to the output of U470 when the latch signal at pin 20 goes high. The differential output signals are now synchronized, and they are fed to the output pod connector J501.

OUTPUT SECTION CHANNELS 4-23 (Schematic 52B)

This section is really of significance only in Parallel D.G. configuration. The input data signals 4-23 are synchronously latched (U471-474) to the output pod connectors J502 and J503 by the latch signals LATCH3 - LATCH5. The operation is the same as described for channels when non-delayed. In Serial configuration, parallel output data is available from channels 4-23 but with an 8 times slower pattern duration.

LATCH TRISTATE CIRCUITRY (Schematic 52A)

The incoming differential ECL latch signals (HLATCH/LLATCH), are converted into a single ended signal by the line receiver U107C. This is then fed to the NOR-Gate U109A, which provides the signal LATCH1, and to the delay lines 0.5 ns and 2.5 ns. Depending on the jumper connected, the signal is then fed to U109B/11-13. This gate provides the signal LATCH1A, which is delayed afterwards by DL1 with special jumpers. (Information about selection of these delay lines is described in the Adjustment Procedure for the Fine Timing Board.

The signals LATCH1 and LATCH1A are at a constant low level for Serial D.G. configuration because the signal HSERIAL is high. In Parallel D.G. configuration, they are able to follow the incoming latch signals since HSERIAL will be low. The incoming differential ECL latch signals (HLATCH/LLATCH) are converted into a single-ended latch-signal by the line receiver U107B, it is then fed to the dual-NOR-Gate U462. U462B splits it into signals LATCH3 - LATCH5 (which are able to follow the incomming latch signals) for the output latches U471 - U474. U462A conditions the latch-signal the different functions of LATCH2 via the control-signals HSERIAL and HDELAY (U462A).

When HSERIAL (U462A/6) is high (n Serial D.G. config.) or HDELAY (U462A/7) goes high in delay mode, LATCH2 is constant low. In buffer mode, HSERIAL is low (parallel mode), signal LATCH2 is able to follow the incoming latch signals.

The tristate signals are also conditioned in this section. The incoming differential ECL tristate signal is buffered by the line receiver U107A, split by the quad-NOR-Gate U463 and then fed to the output pod connectors J501 to J503.

DEVICE BUS INTERFACE (Schematic 52A/52D)

This section's main function is to interface the board with the MPU and to provide all control signals for the board. The section comprises three main blocks:

Interface section Register section Scew adjust section

INTERFACE SECTION (Schematic 52A)

This section includes the Octal bus transceiver U560, the OR-Gate U561, the diodes CR500, CR501 and CR502, and the decoders U562 and U563. U563 is activated by the signals LCEN and LMHS as they go low. When HCL1 goes high and HCL2 goes low, the diodes CR500, CR501 and CR502, are pulled to low so producing the Fine Timing Board identifying code number (for the CPU) of decimal 51.

When HCL1 and HCL2 go low, U560 is enabled. U560 is in read mode when LRHW goes low, Data D0-D7 will be transmitted to the HDD0-7 data bus.

In the write mode (LRHW=High), all incoming TTL data (HDD0-HDD7) is fed to the latch register U500 to 540.

The address decoder U562 is enabled when HDA5 goes high plus LDBV low (low-device bus valid, see theory of MPU) and when the inputs HDA3 and HDA4 of U563 go low. U562 provides the latch signal for the latch register U540 when U562 is enabled and signals HDA2 and HDA1 are high and HDA0 low.

REGISTER SECTION (Schematic 52A)

The input data D0 - D7 from U560 is written into the registers U500 to U540 when the latch-signals LCONTROL 0-3 (generated by U562/7,11,12,13) goes low and latched to the outputs when the latch-signal goes high afterwards. The TTL-signals from U540 are converted into the required ECL signals by the TTL-ECL Translator U542.

SCEW ADJUST SECTION (Schematic 52A)

This section provides the information to enable the microprocessor to compensate for the scew between data channels 0-3 in delay mode (see Adjustment procedure of the Fine Timing Board). This information is buffered by the switches S500-503 and multiplexed to the data bus by the multiplexers U570-590 and the write readtransmitter U560 in the following way:

HDA1	HDA0	LRHW	LDBV	
0	0	0	0	read scew info channel 0
0	1	0	0	read scew info channel 1
1	0	0	0	read scew info channel 2
1	1	0	0	read scew info channel 3

NOTE:

The processor samples the settings of S500 - S503 during turn-on, and whenever (via NEXT/PREV keys) Fine Timing is changed from off to on ([Fine Timing off] to [Fine Timing on] etc.)

Table 8-5-2. Mnemonics Explanation

The first letter in a mnemonic means:

H: high active L: low active

P: the rising edge of a signal is the active N: the falling edge of a signal is the active

Mnemonic	Explanation
D0 - D7	TTL-Databus 0-7 on the board.
HCL1, HCL2	High Control Line 1, 2.
HDA0 - HDA5	Address-lines of the devicebus.
HDD0-7	High Device Data 0-7
HDELAY	Enables the delay-mode of the Finetiming-Board.
HSERIAL	This signal indicates the Serial-Mode.
LATCHI, LATCHIA	Latch-signals for the input latches U100 and U121. In Serial-Mode LATCH1 and LATCH1A are low. The input latches U100 and U121 are transparent.
LATCH2 - LATCH5	Latch signals for the output-latches U470-U474. In Serial- and Delay-Mode LATCH2 is low. The output latch U470 is transparent.
LĊEN	Low Card Enable.
LCONTROLO - LCONTROL3	These signals write the delay-information in U500 - U530.
LDBV	Low Device Bus Valid.

service

INPUT CIRQUITRY

52C

LDELI - LDEL38	Data for the Analog-Switches U300 - U357, It's the delay information.	g-Switches U3	- 00	U357.	It's	the	delay
LDELAY	This signal low enables the Delay-Mode of the Finetiming Board.	the Delay-Mo	le of t	he Fine	timin	B Bo	ard.
LMHS	Low Master/High Slave.	ve.					
LRHW	Low Read/High Write.	현					

TROUBLESHOOTING (FINE TIMING BOARD A52)

General

Should a fault be isolated to the Fine Timing Board (A52), the theory of operation should be read and understood before proceeding with troubleshooting in this area.

ECAUTION

Instrument must not be operated without cover over power supply and fan areas.

Procedure:

With power OFF, plug the Fine Timing Board into the 8175A test connectors. Switch instrument ON, and Recall Standard Settlings.

a) First check with a DVM that the Power Supply Voltages at the following TP's on the board are correct. TP +15V TP +12V TP +5V TP -52V TP -12V TP -15V

F - 23	QUITAT CROUTTRY CROWEL IS - 23	1582 OANKI, 8 - 7 1581
COMPOL SIGNES	FEGISTER LES. 81 - 39 SECTION SECTION SECTION SECTION	SCTION FIRE TIMING IN 8-3 CONTEXT SIGNALS
HADDIN THE CHARLING CHARLES	ACC BIS IN - IN - IN - IN EXTENDED TO A PARTY OF THE PART	9/6/6/6 6/6/6/6

Figure 8-5-1. Fine Timing Board Block Diagram

b) For the test conditions shown in the table (configuration Par./Ser. and Fine Timing OFF or ON), confirm that the following ECL signal conditions are produced.

(P	a	r a	ι	ŧ	e	ι	
M	00	de	١				

				1100	<u>-, </u>
		SYST Pag		TIMI Pag	
ECL signal	U/pin	Parallel Mode	Serial Mode	Fine Timing OFF	Fine Timing ON
HDELAY LDELAY	542/15 460/9,12 112,122/			Ł H	· H L
LATCH1	109/3	H able to follow HLATCH/ LLATCH	LV		
LATCH1A LATCH2	121/6 462A/4	. 11 .		H able to follow HLATCH/ LLATCH	L
LATCH3,4,5	462B/12, 13,14	- 11 -	H able to ✔ follow HLATCH/ LLATCH	22,10,1	H able to follow HLATCH/ LLATCH

c) Set 8175A:

機能能力 を提供を使用する NEXT = [Auto Cycle] > DATA > REST > CURSORE = Address 0000 > REQUE = Address 0001 > CURSORE = POD2 CH7 > 第 24x > DATA > CURSORE = POD2 CH7 > 第 24x > DATA > CURSORE = POD2 CH7 > 第 24x > DATA > CURSORE = 1023 > COTE > DATA > DATA > COTE > DATA >


Fine Timing on]

Set scope initially to:

0.02us/Div, 0.05V/Div, then change as required (see photos)

Then measure with Scope Probe 10017A, that signals at the following components (refer to the photos)

are correct:




The delay depends on connection of W1/W2 or W3 and of DL1

0.1 V/Div.

LATCH1 U101/6

CH0 U101/10

Q Output U101/14




0.1 V/Div.


LATCHIA U121/6

U121/10

Q Output U121/14



0.05/Div.




Q 201 Coll.

With delay set to 40 ns, measure the signal at TP5

TP5

0.05/Div.



Do the same check at the corresponding pins of channel 1, 2 and 3 related components.

Set the switch elements of S500 to the position shown (all to zero - 0). Press NEXT 2 times (to read in the new S500 settings).

Set 8175A: Timing Page (PAR)

[Fine Timing on]

CURSOR = Channel 0 20.0 ns delay.

For each delay value shown in the following table, measure with a DVM the TTL levels at the IC pins indicated. (Do not change the S500 setting!)


Delay	LDEL U500 /	01 2	02 5	03 6	04 9	05 19	06 16	07 15	08 12	S500 setting
20.0	U300/6 -12V	1	1	1	1	1	1	1	1	
20.1	U302/6 -12V	0	1	1	1	1`	1	1	1	000001
20.2		1	0	1	1	1	1	1	1	000010
20.3		0	0	1	1	1	1	1	1	
20.4	U304/6 -12V	1	1	0	1	1	1	1	1	000100
20.5		0	1	0	1	1	1	1	1	
20.6		1	0	0	1	1	1.	1	1	
20.7	·	0	0	0	1	1	1	1	1	
20.8	U306/6 -12V	1	1	1	0	1	1	1	1	001000
20.9		0	1	1	0	1	1	1	1	
21.0		1	0	1	0	1	1	1	1	
21.1		0	0	1	0	1	1	1	1	
21.2		1	1	0	0	1	1	1	1	
21.3		0	1	0	0	1	1	1	1	
21.4		1	0	0	0	1	1	1	1	
21,5		0	0	0	0	1	1	1	1	
21.6	U314/6 -12V	1	1	1	1	0	1	1	1	010000
23.2	u312/6 -12V	1	1	1	1	1	0	1	1	100000
26.4	U310/6 -12V	1	1	1	1	1	1	0	1	
32.8	U310/6 -12V	1	1	1	1	1	1	1	0	
49.0	U308/6 -12V	1	1	1	0	1	1	0	0	


Set delay back to 20.0 ns then, for each of the S500 settings shown in the table above, check the corresponding TTL levels.

Note:

After making each new S500 setting, press NEXT 2 times (to read in the new settings).


Do the same test (at appropriate pins of IC's U510, 520 and 530 etc.) for channels 1, 2, and 3. Change switch settings of S501, 502, and 503 respectively.








 \bigcirc

11









Arranged alphabetically by country



Product Line Sales/Support Key

Key Product Line

Analytical

CM Components

- **Computer Systems**
- Electronic Instruments & Measurement Systems
- **Medical Products**
- **Personal Computation Products**
- Sales only for specific product line
- Support only for specific product line

IMPORTANT: These symbols designate general product line capability. They do not insure sales or support availability for all products within a line, at all locations. Contact your local sales office for information regarding locations where HP support is available for specific products.

HEADQUARTERS OFFICES

If there is no sales office listed for your area, contact one of these headquarters offices.

NORTH/CENTRAL AFRICA

Hewlett-Packard S.A. 7, rue du Bois-du-Lan CH-1217 MEYRIN 1, Switzerland Tel: (022) 83 12 12 Telex: 27835 hmea Cable: HEWPACKSA Geneve

ASIA

Hewlett-Packard Asia Ltd. 47/F, 26 Harbour Rd., Wanchai, HONG KONG G.P.O. Box 863, Hong Kong Tel: 5-8330833 Telex: 76793 HPA HX

CANADA

Cable: HPASIAL TD

Hewlett-Packard (Canada) Ltd. 6877 Goreway Drive MISSISSAUGA, Ontario L4V 1M8 Tel: (416) 678-9430 Telex: 069-8644

EASTERN EUROPE

Hewlett-Packard Ges.m.b.h. Lieblgasse 1 P.O.Box 72 A-1222 VIENNA, Austria Tel: (222) 2500-0 Telex: 13 4425 HEPA A

NORTHERN EUROPE

Hewlett-Packard S.A. V. D. Hooplaan 241 P.O.Box 999 NL-1183 AG AMSTELVEEN The Netherlands Tel: 20 547999 Telex: 18 919 hpner

SOUTH EAST EUROPE

Hewlett-Packard S.A. World Trade Center 110 Avenue Louis Casai 1215 Cointrin, GENEVA, Switzerland Tel: (022) 98 96 51 Telex: 27225 hpser

MEDITERRANEAN AND MIDDLE EAST Hewlett-Packard S.A.

Mediterranean and Middle East Operations Atrina Centre 32 Kifissias Ave. Paradissos-Amarousion, ATHENS Greece Tel: 682 88 11 Telex: 21-6588 HPAT GR Cable: HEWPACKSA Athens

UNITED KINGDOM

Hewlett-Packard Ltd. Nine Mile Ride Easthampstead, WOKINGHAM Berkshire, IRGII 3LL Tel: 0344 773100 Telex: 848805

EASTERN USA

Hewlett-Packard Co. 4 Choke Cherry Road **ROCKVILLE, MD 20850** Tel: (301) 948-6370

MIDWESTERN USA

Hewlett-Packard Co. 5201 Tollview Drive **ROLLING MEADOWS, IL 60008** Tel: (312) 255-9800

SOUTHERN USA

Hewlett-Packard Co. 2000 South Park Place ATLANTA, GA 30339 Tel: (404) 955-1500

WESTERN USA

Hewlett-Packard Co. 5161 Lankershim Blvd. NORTH HOLLYWOOD, CA 91601 Tel: (818) 505-5600

OTHER INTERNATIONAL **AREAS**

Hewlett-Packard Co. Intercontinental Headquarters 3495 Deer Creek Road **PALO ALTO, CA 94304** Tel: (415) 857-1501 Telex: 034-8300 Cable: HEWPACK

ALGERIA

Bureau de Liaison **Hewlett-Packard Alger** Villa des Lions 9. Hai Galloul **DZ-BORDJ EL BAHRI** Tel: 76 03 36 Telex: 51260 dliondz

ANGOLA

Telectra Angola LDA Empresa Técnica de Equipamentos Rua Barbosa Rodrigues, 41-1 DT. Caixa Postal 6487 LUANDA Tel: 35515,35516 Telex: 3134 E.P

ARGENTINA

Hewlett-Packard Argentina S.A. Montaneses 2140/50 1428 BUENOS AIRES Tel: 781-4059/69 Cable: HEWPACKARG A.C.E.P Biotron S.A.C.I.M.e.I. Av. Paso Colon 221, Piso 9 1399 BUENOS AIRES Tel: 541-333-490. 541-322-587 Telex: 17595 BIONAR Laboratorio Rodriguez Corswant S.R.L. Misiones, 1156 - 1876

Argentina Esanco S.R.L. A/ASCO 2328 1416 BUENOS AIRES Tel: 541-58-1981, 541-59-2767 Telex: c/o 9400 HPARGENTINA

AUSTRALIA

Bernal, Oeste

BUENOS AIRES

Tel: 252-3958, 252-4991

Adelaide, South Australia Office

Hewlett-Packard Australia Ltd. 153 Greenhill Road PARKSIDE, S.A. 5063 Tel: 272-5911 Telex: 82536 Cable: HEWPARD Adelaide A*,C,CM,E,P

Brisbane, Queensland Office

Hewlett-Packard Australia Ltd. 10 Payne Road THE GAP, Queensland 4061 Tel: 30-4133 Telex: 42133 Cable: HEWPARD Brisbane A.C,CM,E,M,P

Canberra, Australia Capital Territory Office

Hewlett-Packard Australia Ltd. Thynne Street, Fern Hill Park **BRUCE, A.C.T. 2617** P.O. Box 257. JAMISON, A.C.T. 2614 Tel: 51 6999 Telex: 62650 Cable: HEWPARD Canberra

Melbourne, Victoria Office

C,CM,E,P

Hewlett-Packard Australia Ltd. 31-41 Joseph Street P.O. Box 221 BLACKBURN, Victoria 3130 Tel: 895-2895 Telex: 31-024 Cable: HEWPARD Melbourne A,C,CM,E,M,P

Perth, Western Australia Office

Hewlett-Packard Australia Ltd. 261 Stirling Highway CLAREMONT, W.A. 6010 Tel: 383-2188 Telex: 93859 Cable: HEWPARD Perth C.CM,E,P

Sydney, New South Wales Office

Hewlett-Packard Australia Ltd. 17-23 Talavera Road P.O. Box 308 NORTH RYDE, N.S.W. 2113 Tel: 888-4444 Telex: 21561 Cable: HEWPARD Sydney A,C,CM,E,M,P

AUSTRIA

Hewlett-Packard Ges.m.b.h. Verkaufsbuero Graz Grottenhofstrasse 94 A-8052 GRAZ Tel: (0316) 28-30-66 Telex: 312375 C.E Hewlett-Packard Ges.m.b.h. Lieblgasse 1 P.O. Box 72 A-1222 VIENNA Tel: (0222) 2500-0 Telex: 134425 HEPA A A,C,CM,E,M,P

BAHRAIN

Green Salon P.O. Box 557 MANAMA Tel: 255503-250950 Telex: 84419 Wael Pharmacy

P.O. Box 648 MANAMA Tel: 256123 Telex: 8550 WAEL BN E.M



Arranged alphabetically by country

BAHRAIN (Cont'd)

Zayani Computer Systems 218 Shaik Mubarak Building Government Avenue P.O. Box 5918 MANAMA

Tel: 276278
Telex: 9015 plans bn

Р

BELGIUM

Hewlett-Packard Belgium S.A./N.V. Blvd de la Woluwe, 100 Woluwedal B-1200 BRUSSELS Tel: (02) 762-32-00 Telex: 23-494 paloben bru A,C,CM,E,M,P

BERMUDA

Applied Computer Technologies Atlantic House Building Par-La-Ville Road HAMILTON 5 Tel: 295-1816 Telex: 380 3589/ACT BA

P

BOLIVIA

Arreliano Ltda Av. 20 de Octubre #2125 Casilla 1383 LA PAZ Tel: 368541 M

BRAZIL Hewlett-Packard do Brasil I.e.C. Ltda. Alameda Rio Negro, 750 ALPHAVILLE 06400 Barueri SP Tel: (011) 421.1311 Telex: (011) 33872 HPBR-BR Cable: HEWPACK Sao Paulo A,C,CM,E,M,P Hewlett-Packard do Brasil I.e.C. Ltda. Praia de Botafago 228 6° Andar-conj 614 Edificio Argentina - Ala A 22250 RIO DE JANEIRO, RJ Tel: (02I) 552-6422 Telex: 21905 HPBR-BR Cable: HEWPACK Rio de Janeiro A,C,CM,E,P* Convex/Van Den Rua Jose Bonifacio 458 Todos Os Santos **CEP 20771** RIO DE JANEIRO, RJ Tel: 591-0197 Telex: 33487 EGLB BR

Rua Bage, 103 04012 SAO PAULO, SP Tel: (011) 572-6537 Telex: 24720 HPBR-BR M Datatronix Electronica 8

ANAMED I.C.E.I. Ltda.

Datatronix Electronica Ltda. Av. Pacaembu 746-C11 SAO PAULO, SP Tel: (118) 260111 CM

BRUNEI

Komputer Wisman Sdn Bhd Room 1 3rd Floor, Tumasek Plaza Jalan Tutong BANDAR SERI BEGAWAN Tel: 23918,25603 C,E,P

CAMEROON

Beriac B. P. 23 DOUALA Tel: 420153 Telex: 5351 C.P

CANADA

Alberta

Hewlett-Packard (Canada) Ltd. 3030 3rd Avenue N.E. CALGARY, Alberta T2A 6T7 Tel: (403) 235-3100 A,C,CM,E*,M,P* Hewlett-Packard (Canada) Ltd. 11120-178th Street EDMONTON, Alberta T5S 1P2 Tel: (403) 486-6666

British Columbia

A,C,CM,E,M,P

10691 Shelibridge Way RICHMOND, British Columbia V6X 2W8 Tel: (604) 270-2277 Telex: 610-922-5059 A,C,CM,E*,M,P*

Hewlett-Packard (Canada) Ltd.

Hewlett-Packard (Canada) Ltd. 121 - 3350 Douglas Street VICTORIA, British Columbia V8Z 3L1 Tel: (604) 381-6616 C

Manitoba

Hewlett-Packard (Canada) Ltd. 1825 Inkster Blvd. WINNIPEG, Manitoba R2X 1R3 Tel: (204) 694-2777 A.C.CM.E.M.P°

New Brunswick

Hewlett-Packard (Canada) Ltd. 814 Main Street MONCTON, New Brunswick E1C 1E6 Tel: (506) 855-2841

Nova Scotia

Hewlett-Packard (Canada) Ltd. Suite 111 900 Windmill Road DARTMOUTH, Nova Scotia B3B 1P7 Tel: (902) 469-7820 C,CM,E*,M,P*

Ontario

Hewlett-Packard (Canada) Ltd. 3325 N. Service Rd., Unit W03 BURLINGTON, Ontario L7N 3G2 Tel: (416) 335-8644 C.M* Hewlett-Packard (Canada) Ltd. 496 Days Road KINGSTON, Ontario K7M 5R4 Tel: (613) 384-2088

Hewlett-Packard (Canada) Ltd. 552 Newbold Street LONDON, Ontario N6E 2S5 Tel: (519) 686-9181 A,C,CM,E*,M,P*

Hewlett-Packard (Canada) Ltd. 6877 Goreway Drive MISSISSAUGA, Ontario L4V 1M8

Tel: (416) 678-9430 Telex: 069-8644 A,C,CM,E,M,P

Hewlett-Packard (Canada) Ltd. 2670 Queensview Dr. OTTAWA, Ontario K2B 8K1 Tel: (613) 820-6483 A,C,CM,E*,M,P*

Hewlett-Packard (Canada) Ltd. The Oaks Plaza, Unit #9 2140 Regent Street SUDBURY, Ontario, P3E 5S8 Tel: (705) 522-0202

C

Hewlett-Packard (Canada) Ltd. 3790 Victoria Park Ave. WILLOWDALE, Ontario M2H 3H7 Tel: (416) 499-2550 C.E

Quebec

Hewlett-Packard (Canada) Ltd. 17500 Trans Canada Highway South Service Road KIRKLAND, Quebec H9J 2X8 Tel: (514) 697-4232 Telex: 058-21521 A,C,CM,E,M,P* Hewlett-Packard (Canada) Ltd.

1150 rue Claire Fontaine QUEBEC CITY, Quebec G1R 5G4 Tel: (418) 648-0726

Hewlett-Packard (Canada) Ltd. 130 Robin Crescent SASKATOON, Saskatchewan S7L 6M7 Tel: (306) 242-3702

CHILE

ASC Ltda. Austria 2041 SANTIAGO

Tel: 223-5946, 223-6148 Telex: 340192 ASC CK

C,P Jorge Calcagni y Cia Av. Italia 634 Santiago Casilla 16475 SANTIAGO 9 Tel: 222-0222 Telex: 440283 JCYCL CZ CM,E,M

Metrolab S.A. Monjitas 454 of. 206 SANTIAGO Tel: 395752, 398296 Telex: 340866 METLAB CK Olympia (Chile) Ltda.
Av. Rodrigo de Araya 1045
Casilla 256-V
SANTIAGO 21
Tel: 225-5044
Telex: 340892 OLYMP
Cable: Olympiachile Santiagochile

CHINA, People's Republic of

China Hewlett-Packard Co., Ltd. 47/F China Resources Bldg. 26 Harbour Road HONG KONG
Tel: 5-8330833
Telex: 76793 HPA HX
Cable: HP ASIA LTD
A*,M*

China Hewlett-Packard Co., Ltd. P.O. Box 9610, Beijing 4th Floor, 2nd Watch Factory Main Bldg.

Shuang Yu Shou, Bei San Huan Road 'Hai Dian District BEIJING

Tel: 28-0567 Telex: 22601 CTSHP CN Cable: 1920 Beijing A,C,CM,E,M,P

China Hewlett-Packard Co., Ltd. CHP Shanghai Branch 23/F Shanghai Union Building 100 Yan An dong Lu

SHANG-HAI Tel: 265550

Telex: 33571 CHPSB CN Cable: 3416 Shanghai A,C,CM,E,M,P

COLOMBIA

Instrumentación
H. A. Langebaek & Kier S.A.
Carrerra 4A No. 52A-26
Apartado Aereo 6287
BOGOTA 1, D.E.
Tel: 212-1466
Telex: 44400 INST CO
Cable: AARIS Bogota
CM,E,M

Nefromedicas Ltda. Calle 123 No. 9B-31 Apartado Aereo 100-958 BOGOTA D.E., 10 Tel: 213-5267, 213-1615 Telex: 43415 HEGAS CO A

Compumundo Avenida 15 # 107-80 BOGOTA D.E. Tel: 214-4458 Telex: 45466 SUMA CO P

Carvajal, S.A.
Calle 29 Norte No. 6A-40
Apartado Aereo 46
CALI
Tel: 368-1111
Telex: 55650

C.E.P

CONGO

Seric-Congo B. P. 2105 BRAZZAVILLE Tel: 815034 Telex: 5262

COSTA RICA

Cientifica Costarricense S.A. Avenida 2, Calle 5 San Pedro de Montes de Oca Apartado 10159 SAN JOSÉ Tel: 24-38-20, 24-08-19

Telex: 2367 GALGUR CR CM.E.M

O. Fischel R. Y. Cia. S.A. Apartados 434-10174 SAN JOSE

Tel: 23-72-44 Telex: 2379 Cable: OFIR

CYPRUS

Telerexa Ltd. P.O. Box 1152 7 A Afroditis Avenue NICOSIA

Tel: 45 628, 62 698 Telex: 2894 LEVIDO CY E,M,P

DENMARK

Hewlett-Packard A/S Kongevejen 25 **DK-3460 BIRKEROED** Tel: (02) 81-66-40 Telex: 37409 hpas dk A,C,CM,E,M,P Hewlett-Packard A/S Rolighedsvej 32 DK-8240 RISSKOV, Aarhus Tel: (06) 17-60-00 Telex: 37409 hpas dk C.E

DOMINICAN REPUBLIC

Microprog S.A. Juan Tomás Mejia y Cotes No. 60 Arrovo Hondo SANTO DOMINGO Tel: 565-6268 Telex: 4510 ARENTA DR (RCA)

ECUADOR

CYEDE Cia. Ltda. Avenida Eloy Alfaro 1749 v Belgica Casilla 6423 CCI QUITO Tel: 245-0975, 243-052

Telex: 22548 CYEDE ED E.P

Medironics Valladolid 524 Madrid P.O. 9171, QUITO Tel: 2-238-951

Telex: 2298 ECUAME ED

Α

Hospitalar S.A. Robles 625 Casilla 3590 QUITO

Tel: 545-250, 545-122 Telex: 2485 HOSPTL ED Cable: HOSPITALAR-Quito

Ecuador Overseas Agencies C.A. Calle 9 de Octubre #818 P.O. Box 1296, Guayaquil QUITO

Tel: 306022

Telex: 3361 PBCGYE ED

EGYPT

Sakrco Enterprises P.O. Box 259 **ALEXANDRIA** Tel: 802908, 808020, 805302

Telex: 54333

International Engineering Associates 24 Hussein Hegazi Street Kasr-el-Aini

CAIRO Tel: 23829, 21641 Telex: 93830 IFA UN Cable: INTEGASSO

Sakrco Enterprises 70 Mossadak Street Dokki, Giza

CAIRO Tel: 706 440, 701 087

Telex: 9337

S.S.C. Medical 40 Gezerat El Arab Street Mohandessin CAIRO

Tel: 803844, 805998, 810263 Telex: 20503 SSC UN

EL SALVADOR

IPESA de El Salvador S.A. 29 Avenida Norte 1223 **SAN SALVADOR**

Tel: 26-6858, 26-6868 Telex: 301 20539 IPESA SAL A.C.CM.E.P

ETHIOPIA

Seric-Ethiopia P.O. Box 2764 ADDIS ABARA Tel: 185114 Telex: 21150

FINLAND

C.CM.P

C.P

Hewlett-Packard Oy Piispankalliontie 17 02200 ESPOO Tel: 00358-0-88721 Telex: 121563 HEWPA SF FRANCE

Hewlett-Packard France Z.I. Mercure B Rue Berthelot 13763 Les Milles Cedex AIX-EN-PROVENCE Tel: (42) 59-41-02 Telex: 410770F A,C,E,M Hewlett-Packard France

64. Rue Marchand Saillant 61000 ALENCON Tel: (33) 29 04 42

C

Hewlett-Packard France **Ratiment Levitan** 2585, route de Grasse **Bretelle Autoroute** 06600 ANTIBES Tel: (93) 74-59-19

Hewlett-Packard France 28 Rue de la République **Boite Postale 503** 25026 BESANCON Tel: (81) 83-16-22 Telex: 361157

C.E* Hewlett-Packard France 13 Place Napoléan III 29000 BREST Tel: (98) 41-87-90

Hewlett-Packard France Chemin des Mouilles **Boite Postale 162** 69131 ECULLY Cedex (Lyon) Tel: (78) 133-81-25 Telex: 310617F A,C,E,M,P*

Hewlett-Packard France Parc d'activités du Bois Briard

Avenue du Lac 91040 EVRY Cedex Tel: (60) 77-83-83 Telex: 692315F

Hewlett-Packard France 5, avenue Raymond Chanas 38320 EYBENS (Grenoble) Tel: (76) 62-57-98

Telex: 980124 HP GRENOB EYBE

Hewlett-Packard France Rue Fernand. Forest Z.A. Kergaradec 29239 GOUESNOU Tel: (98) 41-87-90 Hewlett-Packard France Parc Club des Tanneries **Batiment B4** 4. Rue de la Faisanderie 67380 LINCOLSHEIM (Strasbourg) Tel: (88) 76-15-00

Telex: 890141F

C,E*,M*,P*

Hewlett-Packard France Centre d'affaires Paris-Nord Bátiment Ampère Rue de la Commune de Paris Boite Postale 300

93153 LE BLANC-MESNIL Tel: (1) 865-44-52 Telex: 211032F CEM

Hewlett-Packard France Parc d'activités Cadéra Quartier Jean-Mermoz Avenue du Président JF Kennedy 33700 MÉRIGNAC (Bordeaux)

Tel: (56) 34-00-84 Telex: 550105F

C.E.M

Hewlett-Packard France 3. Rue Graham Bell BP 5149 57074 METZ Cedex Tel: (87) 36-13-31

Telex: 860602F

CF

Hewlett-Packard France Miniparc-ZIRST Chemin du Vieux Chêne 38240 MEYLAN (Grenoble)

Tel: (76) 90-38-40 C

Hewlett-Packard France Bat.A l'Erable Bureau vert du Bois Briand 44085 NANTES Cedex Tel: (40) 50-32-22 Telex: 711085F A,C,E,CM*,P

Hewlett-Packard France 125, Rue du Faubourg Bannier 45000 ORLÉANS

Tel: (38) 62-20-31 E,P*

Hewlett-Packard France Zone Industrielle de Courtaboeuf Avenue des Tropiques

91947 LES ULIS Cedex (Orsay) Tel: (69) 07-78-25 Telex: 600048F A,C,CM,E,M,P** Hewlett-Packard France 15. Avenue de L'Amiral-Bruix 75782 PARIS Cedex 16 Tel: (1) 45-02-75-00 Telex: 613663F

C.P.

Hewlett-Packard France 124, Boulevard Tourasse 64000 PAU Tel: (59) 80-38-02

C.E*

Telex: 550365F

Hewlett-Packard France 6. Place Sainte Croix 86000 POITIERS Tel: (49) 41-27-07 Telex: 792335F C. E*



Arranged alphabetically by country

FRANCE (Cont'd)

Hewlett-Packard France 47, Rue de Chativesle 51100 REIMS Tel: (26) 88-69-79 C, P*

Hewlett-Packard France Parc d'activités de la Poterie Rue Louis Kerautel-Botmel 35000 RENNES

Tel: (99) 51-42-44 Telex: 740912F A*,C,E,M,P*

Hewlett-Packard France 98 Avenue de Bretagne 76100 ROUEN Tel: (35) 63-57-66 Telex: 770035F

C,E

Hewlett-Packard France 4, Rue Thomas-Mann Boite Postale 56

67033 STRASBOURG Cedex

Tel: (88) 28-56-46 Telex: 890141F C,E,M,P*

Hewlett-Packard France

Le Péripole

3, Chemin du Pigeonnier de la Cépière

3108 TOULOUSE Cedex Tel: (61) 40-11-12 Telex: 531639F A,C,E,M,P*

Hewlett-Packard France Les Cardoulines Batiment B2 Route des Dolines Parc d'activite de Valbonne

Sophia Antipolis 06560 VALBONNE (Nice) Tel: (93) 65-39-40

C

Hewlett-Packard France 9, Rue Baudin 26000 VALENCE Tel: (75) 42-76-16

C..

Hewlett-Packard France

Carolor

ZAC de Bois Briand 57640 VIGY (Metz) Tel: (8) 771 20 22

С

Hewlett-Packard France Parc d'activité des Prés

1, Rue Papin

59658 VILLENEUVE D'ASCQ Cedex

Tel: (20) 47 78 78 Telex: 160124F C.E.M.P

Hewlett-Packard France
Parc d'activités Paris-Nord 11
45, Rue des 3 Soeurs
93420 YILLEPINTE
Tel: (1) 48 63 80 80
Telex: 211032F
C.E.M.P*

GABON

Sho Gabon P.O. Box 89 LIBREVILLE Tel: 721 484 Telex: 5230

A,C,E,M,P

GERMAN FEDERAL REPUBLIC

Hewlett-Packard GmbH Vertriebszentrum Mitte Hewlett-Packard-Strasse D-6380 BAD HOMBURG Tel: (06172) 400-0 Telex: 410 844 hpbhg

Hewlett-Packard GmbH Geschäftsstelle Keithstrasse 2-4 D-1000 BERLIN 30 Tel: (030) 21 99 04-0 Telex: 018 3405 hpbin d A.C.E.M.P

Hewlett-Packard GmbH Vertriebszentrun Südwest Schickardstrasse 2 D-7030 BÖBLINGEN Tel: (07031) 645-0 Telex: 7265 743 hep A,C,CM,E,M,P

Hewlett-Packard GmbH Geschäftsstelle Schleefstr. 28a D-4600 DORTMUND-41 Tel: (0231) 45001 Telex: 822858 hepdad

A,C,E

A,C,E,M,P

Hewlett-Packard GmbH Vertriebszentrum Nord Kapstadtring 5 D-2000 HAMBURG 60 Tel: (040) 63804-1 Telex: 021 63 032 hphh d

Hewlett-Packard GmbH Geschäftsstelle Heidering 37-39 D-3000 HANNOVER 61 Tel: (0511) 5706-0

Tel: (0511) 5706-0 Telex: 092 3259 A,C,CM,E,M,P Hewlett-Packard GmbH

Geschäftsstelle Rosslauer Weg 2-4 D-6800 MANNHEIM Tel: (0621) 70 05-0 Telex: 0462105

A,C,E

Hewlett-Packard GmbH Geschäftsstelle Messerschmittstrasse 7 D-7910 NEU ULM Tel: (0731) 70 73-0 Telex: 0712816 HP ULM-D A.C.E°

A,C,E*
Hewlett-Packard GmbH
Geschäftsstelle
Emmericher Strasse 13
D-8500 NÜRNBERG 10
Tel: (0911) 5205-0
Telex: 0623 860 hpnbg
C,CM,E,M,P

Hewlett-Packard GmbH Vertriebszentrum West Berliner Strasse 111 D-4030 RATINGEN 3 Tel: (02102) 494-0 Telex: 589 070 hprad A,C,E,M,P

Hewlett-Packard GmbH Vertriebszentrum Süd Eschenstrasse 5 D-8028 TAUFKIRCHEN Tel: (089) 61 20 7-0 Telex: 0524985 A,C,CM,E,M,P Hewlett-Packard GmbH Geschäftsstelle Ermlisallee 7517 WALDBRONN 2 Tel: (07243) 602-0 Telex: 782 838 hepk A,C,E

GREAT BRITAIN See United Kingdom

GREECE

Hewlett-Packard A.E. 178, Kifissias Avenue 6th Floor Halandri-ATHENS Greece

8, Omirou Street

Tel: 6471543, 6471673, 6472971 Telex: 221 286 HPHLGR A,C,CM**,E,M,P Kostas Karaynnis S.A.

ATHENS 133 Tel: 32 30 303, 32 37 371 Telex: 215962 RKAR GR

A,C*,CM,E Impexin Intelect Div. 209 Mesogion 11525 ATHENS Tel: 6474481/2 Telex: 216286

Haril Company

38, Mihalakopoulou ATHENS 612 Tel: 7236071 Telex: 218767 M* Hellamco P.O. Box 87528 18507 PIRAEUS Tel: 4827049

A

GUATEMALA

Telex: 241441

IPESA

Avenida Reforma 3-48, Zona 9 GUATEMALA CITY Tel: 316627, 317853,66471/5 Telex: 3055765 IPESA GU A,C,CM,E,M,P HONG KONG

Hewlett-Packard Hong Kong, Ltd. G.P.O. Box 795 5th Floor, Sun Hung Kai Centre 30 Harbour Road

HONG KONG Tel: 5-8323211

Telex: 66678 HEWPA HX Cable: HEWPACK HONG KONG

E,C,P CET Ltd.

10th Floor, Hua Asia Bldg. 64-66 Gloucester Road HONG KONG

HONG KONG Tel: (5) 200922 Telex: 85148 CET HX

СМ

Schmidt & Co. (Hong Kong) Ltd. 18th Floor, Great Eagle Centre 23 Harbour Road, Wanchai

HONG KONG Tel: 5-8330222

Telex: 74766 SCHMC HX

A,M

ICELAND

Hewlett-Packard Iceland Hoefdabakka 9 110 REYKJAVIK Tel: (1) 67 1000 A,C,CM,E,M,P

INDIA

Computer products are sold through Blue Star Ltd.All computer repairs and maintenance service is done through

Computer Maintenance Corp. Blue Star Ltd. B. D. Patel House Near Sardar Patel Colony AHMEDABAD 380 014 Tel: 403531, 403532 Telex: 0121-234 Cable: BLUE FROST A,C,CM,E

A,C,CM,E
Blue Star Ltd.
40/4 Lavelle Road
BANGALORE 560 001
Tel: 57881, 567780
Telex: 0845-430
Cable: BLUESTAR
A,C*,CM,E
Blue Star Ltd.
Band Box House
Prabhadevi
BOMBAY 400 025
Tel: 4933101, 4933222
Telex: 011-71051
Cable: BLUESTAR
A,M

A,M Blue Star Ltd. Sahas 414/2 Vir Savarkar Marg

Prabhadevi

BOMBAY 400 025

Tel: 430-6155, 430-6556

Telex: 011-71193 BSSS IN
Cable: FROSTBLUE
A.CM.E.M

Blue Star Ltd. Kalyan, 19 Vishwas Colony Alkapuri, BORODA, 390 005 Tel: 65235, 65236 Cable: BLUE STAR

Blue Star Ltd. 7 Hare Street **CALCUTTA 700 001**

Tel: 230131, 230132 Telex: 031-61120 BSNF IN Cable: BLUESTAR

A,M,C,E Blue Star Ltd. 133 Kodambakkam High Road **MADRAS** 600 034

Tel: 472056, 470238 Telex: 041-379 Cable: BLUESTAR

A.M

Blue Star Ltd. 13 Community Center **New Friends Colony NEW DELHI 110 065** Tel: 633182, 636674 Telex: 031-61120 Cable: BLUEFROST

A.C°.CM.E.M Blue Star Ltd. 15/16 C Wellesley Rd. **PUNE 411 011** Tel: 22775

Cable: BLUE STAR

Blue Star Ltd. 2-2-47/1108 Bolarum Rd. SECUNDERABAD 500 003 Tel: 72057, 72058 Telex: 0155-459 Cable: BLUEFROST ACF

Blue Star Ltd. T.C. 7/603 Poornima Maruthunkuzhi TRIVANDRUM 695 013 Tel: 65799, 65820 Telex: 0884-259

Cable: BLUESTAR E

Computer Maintenance Corporation

Ltd.

115, Sarojini Devi Road SECUNDERABAD 500 003 Tel: 310-184, 345-774 Telex: 031-2960

C

INDONESIA

BERCA Indonesia P.T. P.O.Box 496/Jkt. Jl. Abdul Muis 62 **JAKARTA** Tel: 21-373009

Telex: 46748 BERSAL IA Cable: BERSAL JAKARTA BERCA Indonesia P.T. P.O.Box 2497/Jkt Antara Bldg., 11th Floor Jl. Medan Merdeka Selatan 17 JAKARTA-PUSAT Tel: 343989

Telex: 46748 BERSAL IA

A,C,E,M,P BERCA Indonesia P.T. Jalan Kutai 24

SURABAYA Tel: 67118

Telex: 31146 BERSAL SB Cable: BERSAL-SURABAYA

A*,E,M,P IRAO

Hewlett-Packard Trading S.A. Service Operation Al Mansoor City 9B/3/7

BAGHDAD Tel: 551-49-73

Telex: 212-455 HEPAIRAQ IK

C

IRELAND

Hewlett-Packard Ireland Ltd. 82/83 Lower Leeson Street

DUBLIN 2 Tel: 0001 608800 Telex: 30439 C.E.P

Cardiac Services Ltd. 128 Dublin Industrial Estate **DUBLIN 11**

Tel: (01) 307499 Telex: 32254

ISRAEL

Eldan Electronic Instrument Ltd. P.O.Box 1270 JERUSALEM 91000 16. Ohaliav St. **JERUSALEM 94467** Tel: 533 221, 553 242 Telex: 25231 AB/PAKRD IL

A,M

Computation and Measurement Systems (CMS) Ltd. 11 Masad Street 67060

TEL-AVIV Tel: 388 388 Telex: 33569 Motil IL C,CM,E,P

ITALY

Hewlett-Packard Italiana S.p.A Traversa 99C Via Giulio Petroni, 19 1-70124 BARI Tel: (080) 41-07-44

Hewlett-Packard Italiana S.p.A. Via Emilia, 51/C I-40011 BOLOGNA Anzola Dell'Emilia Tel: (051) 731061 Telex: 511630 C,E,M

Hewlett-Packard Italiana S.p.A. Via Principe Nicola 43G/C I-95126 CATANIA Tel: (095) 37-10-87 Telex: 970291

Hewlett-Packard Italiana S.p.A. Via G. di Vittorio 9 20094 CORSICO (Milano) Tel: (02) 448351

Hewlett-Packard Italiana S.p.A. Viale Brigata Bisagno 2 **16129 GENOVA**

Tel: (010) 541141 Hewlett-Packard Italiana S.p.A. Viale G. Modugno 33

I-16156 GENOVA PEGLI Tel: (010) 68-37-07 Telex: 215238

C,E

Hewlett-Packard Italiana S.p.A. Via G. di Vittorio 9

1-20063 CERNUSCO SUL **NAVIGUO**

(Milano) Tel: (02) 923691 Telex: 334632 A,C,CM,E,M,P

Tel: (02) 92761

Hewlett-Packard Italiana S.p.A. Via Nuova Rivoltana 95 20090 LIMITO (Milano)

Hewlett-Packard Italiana S.p.A. Via Nuova San Rocco a Capodimonte, 62/A 1-80131 NAPOLI Tel: (081) 7413544

Telex: 710698 A**.C.E.M

Hewlett-Packard Italiana S.p.A.

Via Orazio 16 **80122 NAPOLI** Tel: (081) 7611444

Hewlett-Packard Italiana S.p.A.

Via Pellizzo 15 **35128 PADOVA** Tel: (049) 8070166 Telex: 430315 A.C.E.M

Hewlett-Packard Italiana S.p.A. Viale C. Pavese 340

Tel: (06) 54831 Telex: 610514 A,C,E,M,P*

1-00144 ROMA EUR

Hewlett-Packard Italiana S.p.A. Via di Casellina 57/C I-50018 SCANDICCI-FIRENZE

Tel: (055) 753863 C,E,M

Hewlett-Packard Italiana S.p.A. Corso Svizzera, 185 1-10144 TORINO

Tel: (011) 74 4044 Telex: 221079 A*,C,E

IVORY COAST

S.I.T.E.L.

Societe Ivoirienne de **Telecommunications** Bd. Giscard d'Estaing Carrefour Marcory Zone 4.A. Boite postale 2580 ABIDJAN 01 Tel: 353600 Telex: 43175

E S.I.T.I.

Immeuble "Le General" Av. du General de Gaulle

01 BP 161 ABIDJAN 01 Tel: 321227 C.P

JAPAN

Yokogawa-Hewlett-Packard Ltd. 152-1, Onna ATSUGI, Kanagawa, 243 Tel: (0462) 25-0031 C,CM,E

Yokogawa-Hewlett-Packard Ltd. Meiji-Seimei Chiba Bldg. 3-1 Hon Chiba-Cho **CHIBA, 280** Tel: (0472) 25 7701

C.E

Yokogawa-Hewlett-Packard Ltd. Yasuda-Seimei Hiroshima Blog. 6-11, Hon-dori, Naka-ku HIROSHIMA, 730

Tel: (082) 241-0611 Yokogawa-Hewiett-Packard Ltd.

Towa Building 2-3, Kaigan-dori, 2 Chome Chuo-ku **KOBE, 650**

Tel: (078) 392-4791

C.E

Yokogawa-Hewlett-Packard Ltd. Kumagaya Asahi 82 Bldg. 3-4 Tsukuba KUMAGAYA, Saitama 360

Tel: (0485) 24-6563 C,CM,E

Yokogawa-Hewlett-Packard Ltd. Asahi Shinbun Daiichi Seimei Bldg. 4-7, Hanabata-cho KUMAMOTO, 860

Tel: (0963) 54-7311

C,E

Yokogawa-Hewlett-Packard Ltd. Shin-Kyoto Center Bldg. 614, Higashi-Shiokoji-cho Karasuma-Nishiiru Shiokoji-dori, Shimogyo-ku **KYOTO, 600**

Tel: 075-343-0921

C.E

C.CM.E

Yokogawa-Hewlett-Packard Ltd. Mito Mitsui Bldg. 4-73, Sanno-maru, 1 Chome MITO, Ibaraki 310 Tel: (0292) 25-7470



Arranged alphabetically by country

JAPAN (Cont'd)

Yokogawa-Hewlett-Packard Ltd. Melji-Seimei Kokubun Blda. 7-8 Kokubun, 1 Chome, Sendai MIYAGI, 980

Tel: (0222) 25-1011

C.E

Yokogawa-Hewlett-Packard Ltd. Gohda Bldg. 2F 2-10 Gohda 1 Chome Okaya-Shi NAGANO, 394 Tel: (0266) 23 0851 C,E

Yokogawa-Hewlett-Packard Ltd. Nagoya Kokusai Center Building 47-1, Nagono, 1 Chome Nakamura-ku NAGOYA, 450 Tel: (052) 571-5171 C,CM,E,M

Yokogawa-Hewlett-Packard Ltd. Sai-Kyo-Ren Building 1-2 Dote-cho OHMIYA OHMIYA, Saitama 330 Tel: (0486) 45-8031

Yokogawa-Hewlett-Packard Ltd. Chuo Bldg.,

4-20 Nishinakajima, 5 Chome Yodogawa-ku

OSAKA, 532 Tel: (06) 304-6021 Telex: YHPOSA 523-3624 C,CM,E,M,P*

Yokogawa-Hewlett-Packard Ltd. 27-15, Yabe, 1 Chome SAGAMIHARA Kanagawa, 229 Tel: 0427 59-1311

Yokogawa-Hewlett-Packard Ltd. Motoshiro-cho Dai-ich Seimei Bldg. 1F 219-21 Motoshiro-cho, Hamamatsu-shi SHIZUOKA, 430 Tel: (0534) 56 1771 C,E

Yokogawa-Hewlett-Packard Ltd. Dalichi Seimei Bldg. 7-1, Nishi Shinjuku, 2 Chome Shinjuku-ku,TOKYO 160 Tel: 03-348-4611 C.E.M

Yokogawa Hewlett-Packard Ltd. 9-1, Takakura-cho Hachioji-shi, TOKYO, 192 Tel: 0426-42-1261 C,E

Yokogawa-Hewlett-Packard Ltd. 29-21 Takaido-Higashi, 3 Chome Suginami-ku TOKYO 168 Tel: (03) 331-6111 Telex: 232-2024 YHPTOK C.CM.E.P*

Yokogawa Hokushin Electric Corporation Shinjuku-NS Bldg. 10F 4-1 Nishi-Shinjuku 2-Chome Shinjuku-ku **TOKYO, 163** Tel: (03) 349-1859 Telex: J27584

Yokogawa Hokushin Electric Corp. 9-32 Nokacho 2 Chome 2 Chome Musashino-shi **TOKYO, 180** Tel: (0422) 54-1111 Telex: 02822-421 YEW MTK J

Yokogawa-Hewlett-Packard Ltd. Meiji-Seimei Utsunomiya Oodori Building 1-5 Oodori, 2 Chome UTSUNOMIYA, Tochigi 320 Tel: (0286) 33-1153

Yokogawa-Hewlett-Packard Ltd. Yasuda Seimei Nishiguchi Bldg. 30-4 Tsuruya-cho, 3 Chome Kanagawa-ku, YOKOHAMA 221 Tel: (045) 312-1252 C.CM.E

JORDAN

C,E

Scientific and Medical Supplies Co. P.O. Box 1387 AMMAN

Tel: 24907, 39907 Telex: 21456 SABCO JO C.E.M.P

KENYA

ADCOM Ltd., Inc., Kenya P.O.Box 30070 NAIROBI Tel: 331955 Telex: 22639 E,M

KOREA Samsung Hewlett-Packard Co. Ltd. Dongbang Yeoeuido Building 12-16th Floors 36-1 Yeoeuido-Dong Youngdeungpo-Ku SEQUE Tel: 784-4666, 784-2666 Telex: 25166 SAMSAN K C,CM,E,M,P Young In Scientific Co., Ltd. Youngwha Building

547 Shinsa Dong, Kangnam-Ku SEOUL 135

Tel: 546-7771 Telex: K23457 GINSCO

Dongbang Healthcare Products Co. Ltd. Suite 301 Medical Supply Center Bidg. 1-31 Dongsungdong Jong Ro-gu, SEOUL Tel: 764-1171, 741-1641

Telex: K25706 TKBKO Cable: TKBEEPKO

KUWAIT

М

Al-Khaldiya Trading & Contracting P.O. Box 830 SAFAT Tel: 424910, 411726 Telex: 22481 AREEG KT Cable: VISCOUNT E.M.A

Gulf Computing Systems P.O. Box 25125 SAFAT Tel: 435969 Telex: 23648

Photo & Cine Equipment P.O. Box 270 SAFAT

Tel: 2445111 Telex: 22247 MATIN KT Cable: MATIN KUWAIT

W.J. Towell Computer Services P.O. Box 5897 SAFAT Tel: 2462640/1 Telex: 30336 TOWELL KT

LEBANON

Computer Information Systems S.A.L. Chammas Building P.O. Box 11-6274 Dora REIRUT

Tel: 89 40 73 Telex: 42309 C.E.M.P

LIBERIA

Unichemicals Inc. P.O. Box 4509 MONROVIA Tel: 224282 Telex: 4509

MADAGASCAR

Technique et Precision 12, rue de Nice P.O. Box 1227 101 ANTANANARIVO Tel: 22090 Telex: 22255

LUXEMBOURG

Hewlett-Packard Belgium S.A./N.V. Blvd de la Woluwe, 100 Woluwedal B-1200 BRUSSELS Tel: (02) 762-32-00 Telex: 23-494 paloben bru A,C,CM,E,M,P

MALAYSIA

Tel: 36299

A.E.M

Hewlett-Packard Sales (Malaysia) Sdn. Bhd. 9th Floor Chung Khiaw Bank Building 46, Jalan Raja Laut **50350 KUALA LUMPUR** Tel: 2986555 Telex: 31011 HPSM MA A,C,E,M,P* Protel Engineering P.O.Box 1917 Lot 6624, Section 64 23/4 Pending Road Kuching, SARAWAK

Telex: 70904 PROMAL MA

Cable: PROTELENG

2day3er piso Colonia Granada 11560

MEXICO D.F.

MALTA

Philip Toledo Ltd. Birkirkara P.O. Box 11 Notabile Rd.

MRIEHEL

Tel: 447 47, 455 66, 4915 25 Telex: Media MW 649 E.M.P

MAURITIUS

Blanche Birger Co. Ltd. 18, Jules Koenig Street

PORT LOUIS Tel: 20828 Telex: 4296

MEXICO

Hewlett-Packard de Mexico. S.A. de C.V. Rio Nio No. 4049 Desp. 12 Fracc. Cordoba **JUAREZ** Tel: 161-3-15-62

Hewlett-Packard de Mexico, S.A. de C.V. Condominio Kadereyta Circuito del Mezon No. 186 Desp. 6 COL. DEL PRADO - 76030 Qro.

Tel: 463-6-02-71

Hewlett-Packard de Mexico. S.A. de C.V. Monti Morelos No. 299 Fraccionamiento Loma Bonita 45060 **GUADALAJARA**, Jalisco

Tel: 36-31-48-00 Telex: 0684 186 ECOME

Microcomputadoras Hewlett-Packard. S.A.

Monti Pelvoux 115 LOS LOMAS, Mexico, D.F. Tel: 520-9127

Microcomputadoras Hewlett-Packard, S.A. de C.V.

Monte Pelvoux No. 115 Lomas de Chapultepec, 11000 MEXICO, D.F.

Tel: 520-9127

Hewlett-Packard de Mexico. S.A. de C.V. Monte Pelvoux No. 111 Lomas de Chapultepec 11000 MEXICO, D.F.

Tel: 5-40-62-28, 72-66, 50-25 Telex: 17-74-507 HEWPACK MEX

A,C,CM,E,M,P

Hewlett-Packard De Mexico (Polanco) Avenida Ejercito Nacional #579

Tel: 254-4433

Hewlett-Packard de Mexico, SAdeCV Czda, del Valle 409 Ote, 4th Piso Colonia del Valle Municipio de Garza Garcia Nuevo Leon

66220 MONTERREY, Nuevo León Tel: 83-78-42-40 Telex: 382410 HPMY

Infograficas y Sistemas del Noreste. Rio Orinoco #171 Oriente

Despacho 2001 Colonia Del Valle MONTERREY

Tel: 559-4415, 575-3837 Telex: 483164

A.E

Hewlett-Packard de Mexico. S.A. de C.V. Blvd. Independencia No. 2000 Ote. Col. Estrella

TORREON, COAH. Tel: 171-18-21-99

MOROCCO

Etablissement Hubert Dolbeau & Fils 81 rue Karatchi B.P. 11133 CASABLANCA Tel: 3041-82, 3068-38 Telex: 23051, 22822

Gerep 2, rue Agadir Boite Postale 156 **CASABLANCA 01** Tel: 272093, 272095 Telex: 23 739

Sema-Maroc Dept. Seric 6, rue Lapebie CASABLANCA Tel: 260980 Telex: 21641 C.P

NETHERLANDS

Hewlett-Packard Nederland B.V. Startbaan 16 NL-1187 XR AMSTELVEEN P.O. Box 667 NL-1180 AR AMSTELVEEN Tel: (020) 547-6911 Telex: 13 216 HEPA NL A,C,CM,E,M,P

Hewlett-Packard Nederland B.V. Bongerd 2 NL 2906VK CAPELLE A/D IJSSEL P.O. Box 41 NL 2900AA CAPELLE A/D IJSSEL Tel: (10) 51-64-44 Telex: 21261 HEPAC NL C,E

Hewlett-Packard Nederland B.V. Pastoor Petersstraat 134-136 NL 5612 LV EINDHOVEN P.O. Box 2342 **NL 5600 CH EINDHOVEN** Tel: (040) 326911 Telex: 51484 hepae ni C.E.P

NEW ZEALAND

Hewlett-Packard (N.Z.) Ltd. 5 Owens Road P.O. Box 26-189 Epsom, AUCKLAND Tel: 687-159 Cable: HEWPAK Auckland

C.CM,E.P*

Hewlett-Packard (N.Z.) Ltd. 184-190 Willis Street WELLINGTON P.O. Box 9443

Courtenay Place, WELLINGTON 3

Tel: 877-199

Cable: HEWPACK Wellington

Northrop Instruments & Systems Ltd. 369 Khyber Pass Road P.O. Box 8602 **AUCKLAND**

Tel: 794-091 Telex: 60605 A,M

Northrop Instruments & Systems Ltd. 110 Mandeville St. P.O. Box 8388

CHRISTCHURCH Tel: 488-873 Telex: 4203 A.M

Northrop Instruments & Systems Ltd.

Sturdee House 85-87 Ghuznee Street P.O. Box 2406 WELLINGTON Tel: 850-091 Telex: NZ 3380 A,M

NIGERIA

Elmeco Nigeria Ltd. 46, Calcutta Crescent Apapa P.O. Box 244and LAGOS

NORTHERN IRELAND See United Kingdom

NORWAY

Hewlett-Packard Norge A/S Folke Bernadottes vei 50 P.O. Box 3558 N-5033 FYLLINGSDALEN (Bergen) Tel: 0047/5/16 55 40 Telex: 76621 hpnas n

Hewlett-Packard Norge A/S Osterndalen 16-18 P.O. Box 34 N-1345 OESTERAAS Tel: 0047/2/24 60 90 Telex: 76621 hpnas n A,C,CM,E,M,P

Hewlett-Packard Norge A/S Boehmergt, 42 Box 2470 N-5037 SOLHEIMSVIK Tel: 0047/5/29 00 90

OMAN

Khimiil Ramdas P.O. Box 19

MUSCAT/SULTANATE OF OMAN

Tel: 795 901

Telex: 3489 BROKER MB MUSCAT

Suhail & Saud Bahwan P.O.Box 169 **MUSCAT/SULTANATE OF OMAN**

Tel: 734 201-3

Telex: 5274 BAHWAN MB

Imtac LLC P.O. Box 9196

MINA AL FAHAL/SULTANATE OF OMAN

Tel: 561 695, 5602078, 561010 Telex: 5298 Tawoos On A.C.M

PAKISTAN

Mushko & Company Ltd. House No. 16, Street No. 16 Sector F-6/3 ISLAMABAD

Tel: 824545

Cable: FEMUS Islamabad A.E.P*

Mushko & Company Ltd. Oosman Chambers Abdullah Haroon Road KARACHI 0302 Tel: 524131, 524132 Telex: 2894 MUSKO PK Cable: COOPERATOR Karachi A,E,P*

PANAMA

Electronico Balboa, S.A. Calle Samuel Lewis, Ed. Alfa Apartado 4929 PANAMA 5 Tel: 64-2700 Telex: 3483 ELECTRON PG

CM,E,M,P

Cía Electro Médica S.A.

Los Flamencos 145 San Isidro Casilla 1030 LIMA 1 Tel: 41-4325, 41-3705 Telex: Pub. Booth 25306 PEC PISIDR CM,E,M,P

SAMS S.A. Arenida Republica de Panama 3534

San Isidro, LIMA Tel: 419928/417108 Telex: 20450 PE LIBERTAD

A.C.P

PHILIPPINES

The Online Advanced Systems Corp. 2nd Floor, Electra House 115-117 Esteban Street Legaspi Village, Makati Metro MANILA

Tel: 815-38-10 (up to 16) Telex: 63274 ONLINE PN

A.C.E.M.P

PORTUGAL

Mundinter Intercambio Mundial de Comércio S.A.R.L. Av. Antonio Augusto Aguiar 138 Apartado 2761

LISBON

Tel: (19) 53-21-31, 53-21-37 Telex: 16691 munter p

Soquimica

Av. da Liberdade, 220-2 1298 LISBOA Codex Tel: 56-21-82 Telex: 13316 SABASA

Telectra-Empresa Técnica de Equipmentos Eléctricos S.A.R.L. Rua Rodrigo da Fonseca 103

P.O. Box 2531 LISBON 1 Tel: (19) 68-60-72 Telex: 12598

CM,E C.P.C.S.I.

Rua de Costa Cabral 575

4200 PORTO Tel: 499174/495173 Telex: 26054 C.P

PUERTO RICO Hewlett-Packard Puerto Rico 101 Muńoz Rivera Av

Esu. Calle Ochoa HATO REY, Puerto Rico 00918

Tel: (809) 754-7800 A,C,CM,M,E,P

QATAR

Computer Arabia P.O. Box 2750 DOHA Tel: 428555 Telex: 4806 CHPARB

Nasser Trading & Contracting

P.O.Box 1563 DOHA Tel: 422170

Telex: 4439 NASSER DH

SAUDI ARABIA

Modern Electronics Establishment Hewlett-Packard Division P.O. Box 281 Thuobah AL-KHOBAR 31952 Tel: 895-1760, 895-1764 Telex: 671 106 HPMEEK SJ Cable: ELECTA AL-KHOBAR C.E.M



Arranged alphabetically by country

SAUDI ARABIA (Cont'd)

Modern Electronics Establishment Hewlett-Packard Division P.O. Box 1228 Redec Plaza, 6th Floor JEDDAH Tel: 644 96 28

Telex: 4027 12 FARNAS SJ Cable: ELECTA JEDDAH A.C.CM,E,M,P

Modern Electronics Establishment Hewlett-Packard Division P.O.Box 22015 RIYADH 11495 Tet: 491-97 15, 491-63 87 Telex: 202049 MEERYD SJ

C,E,M Abdul Ghani El Ajou Corp. P.O. Box 78 RIYADH Tel: 40 41 717 Telex: 200 932 EL AJOU

SCOTLAND See United Kingdom

SENEGAL
Societe Hussein Ayad & Cie.
76. Avenue Georges Pompidou

B.P. 305 DAKAR Tel: 32339 Cable: AYAD-Dakar

Moneger Distribution S.A. 1, Rue Parent B.P. 148 DAKAR Tel: 215 67 1 Telex: 587

Systeme Service Conseil (SSC) 14, Avenue du Parachois DAKAR ETOILE

Tel: 219976 Telex: 577 C,P

SINGAPORE

Hewlett-Packard Singapore (Sales) Pte. Ltd. #08-00 Inchcape House 450-2 Alexandra Road Alexandra P.O. Box 58 SINGAPORE, 9115 Tel: 4731788

Telex: 34209 HPSGSO RS Cable: HEWPACK, Singapore A.C.E.M.P

Dynamar International Ltd.
Unit 05-11 Block 6
Kolam Ayer Industrial Estate
SINGAPORE 1334
Tel: 747-6188
Telex: 26283 RS

CM

SOUTH AFRICA

Hewlett-Packard So Africa (Pty.) Ltd.
P.O. Box 120
Howard Place CAPE PROVINCE 7430
Pine Park Center, Forest Drive
Pinelands
CAPE PROVINCE 7405
Tel: (021) 53 7954
Telex: 57-20006
A,C,CM,E,M,P
Hewlett-Packard So Africa (Pty.) Ltd.
2nd Floor Junior House

2nd Floor Juniper House 92 Overport Drive DURBAN 4067 Tel: (031) 28-4178 Telex: 6-22954 C

Hewlett-Packard So Africa (Pty.) Ltd. 6 Linton Arcade 511 Cape Road Linton Grange PORT ELIZABETH 6001 Tel: 041-301201

Tel: 041-301201 Telex: 24-2916 C

Hewlett-Packard So Africa (Pty.) Ltd. Fountain Center Kalkoen Str. Monument Park Ext 2 PRETORIA 0105

Tel: (012) 45 5725 Telex: 32163 C.E

Hewlett-Packard So Africa (Pty.) Ltd. 9 Eastern Service Road Eastgate Ext. 3 SANDTON 2144 Tel: 802-5111, 802-5125 Telex: 4-20877 SA Cable: HEWPACK Johannesburg

A,C,CM,E,M,P

SPAIN

Hewlett-Packard Española, S.A. Calle Entenza, 321 08029 BARCELONA Tel: 3/322 24 51, 321 73 54 Telex: 52603 hpbee

A,C,E,M,P Hewlett-Packard Española, S.A. Calle San Vicente S/N Edificio Albia II-7B 48001 BILBAO Tel: 4/423 83 06 A,C,E,M

Hewlett-Packard Española, S.A. Crta. de la Coruña, Km. 16, 400 Las Rozas

E-MADRID Tel: (1) 637.00.11 Telex: 23515 HPE C.M

Hewlett-Packard Española, S.A. Avda. S. Francisco Javier, S/N Planta 10. Edificio Sevilla 2 41005 SEVILLA Tel: 54/64 44 54 Telex: 72933 A.C.M.P Hewlett-Packard Española, S.A. Isabel La Catolica, 8 46004 VALENCIA Tel: (96) 351 59 44 Telex: 63435 C.P

Hewlett-Packard Española, S.A. Av. de Zugazarte, 8 Edificio El Abra 4 Las Arenas-Guecho VIZCAYA

Tel: (94) 464 3255, 464 2933 Telex: 33032

SWEDEN

Hewlett-Packard Sverige AB Östra Tullgatan 3 S-20011 MALMÖ Box 6132 Tel: (040) 70270

Telex: (854) 17886 (via Spånga office)

C,P

Hewlett-Packard Sverige AB Våstra Vintergatan 9 S-70344 ÖREBRO Tel: (19) 10-48-80

Telex: (854) 17886 (via Spånga office)

С

Hewlett-Packard Sverige AB Skalholtsgatan 9, Kista

Box 19 S-16393 SPÅNGA Tel: (08) 750-2000 Telex: (854) 17886 Telefax: (08) 7527781 A,C,CM,E,M,P

Hewlett-Packard Sverige AB Box 266

Topasgatan 1A S-42123 VÄSTRA-FRÖLUNDA

(Gothenburg)
Tel: (031) 89-10-00

Telex: (854) 17886 (via Spånga office)

A,C,CM,E,M,P

SUDAN Mediterranean Engineering & Trading

Co. L1d.
P.O. Box 1025
KHARTOUM
Tel: 41184
Telex: 24052

SWITZERLAND

Hewlett-Packard (Schweiz) AG Clarastrasse 12 CH-4058 BASEL Tel: (61) 33-59-20 A,C,E,P Hewlett-Packard (Schweiz) AG 7, rue du Bois-du-Lan

Hewlett-Packard (Schweiz) AG 7, rue du Bois-du-Lan Case postale 365 CH-1217 MEYRIN 1 Tel: (0041) 22-83-11-11 Telex:27333 HPAG CH A,C,CM,E,M,P Hewlett-Packard (Schweiz) AG Allmend 2 CH-8967 WIDEN Tel: (0041) 57 31 21 11 Telex: 53933 hpag ch Cable: HPAG CH A,C,CM,E,M,P Hewlett-Packard (Schweiz) AG

Schwamendingenstrasse 10 . 8050 ZURICH Tel: (0041) 1 315 81 81 Telex: 823 537 HPAG CH C,P

SYRIA

General Electronic Inc. Nuri Basha Ahnaf Ebn Kays Street P.O. Box 5781 DAMASCUS Tel: 33-24-87 Telex: 411 215

Cable: ELECTROBOR DAMASCUS

£

Middle East Electronics P.O.Box 2308 Abu Rumaneh DAMASCUS Tel: 33 45 92 Telex: 411 771 M

TAIWAN

Hewlett-Packard Taiwan Ltd. THM Office 2, Huan Nan Road CHUNG LI, Taoyuan Tel: (034) 929-666 C

C
Hewlett-Packard Taiwan Ltd.
Kaohsiung Office
11/F, 456, Chung Hsiao 1st Road
KAOHSIUNG
Tel: (07) 2412318

C.E

Hewlett-Packard Talwan Ltd. 8th Floor, Hewlett-Packard Building 337 Fu Hsing North Road TAIPEI Tel: (02) 712-0404 Telex: 24439 HEWPACK

Ing Lih Trading Co. 6th Floor, 112, Sec. 1, Chung Hsiao East Road TAIPEI 100 Tel: (02) 394-8191

Cable: HEWPACK Taipei

Telex: 22894 SANKWANG

Α

THAILAND

A,C,CM,E,M,P

Unimesa Co. Ltd. 30 Patpong Ave., Suriwong BANGKOK 10500 Tel: 235-5727, 234-0991/3 Telex: 84439 Simonco TH Cable: UNIMESA Bangkok A,C,E,M Bangkok Business Equipment Ltd. 5/5-6 Deio Road BANGKOK

Tel: 234-8670, 234-8671 Telex: 87699-BEQUIPT TH Cable: BUSIQUIPT Bangkok

TOGO

Societe Africaine De Promotion RP 12271 LOME Tel: 21-62-88 Telex: 5304

TRINIDAD & TOBAGO

Caribbean Telecoms Ltd. Corner McAllister Street & Eastern Main Road, Laventille P.O. Box 732 PORT-OF-SPAIN Tel: 624-4213 Telex: 22561 CARTEL WG Cable: CARTEL, PORT OF SPAIN CM.E.M.P Computer and Controls Ltd. P.O. Box 51 66 Independence Square PORT-OF-SPAIN

Tel: 623-4472 Telex: 3000 POSTLX WG, ACCT **LOOGO AGENCY 1264**

AP Feral Assoc. 8 Fitzgerald Lane PORT-OF-SPAIN

Tel: 62-36864, 62-39255 Telex: 22432 FERALCO Cable: FERALCO

TUNISIA

Tunisie Electronique S.A.R.L. 31 Avenue de la Liberte TUNIS

Tel: 280-144 C.E.P

Tunisie Electronique S.A.R.L. 94, Av. Jugurtha, Mutuelleville 1002 TUNIS-BELVEDERE

Tel: 280144 Telex: 13238 C,E,P Corema S.A.

1 ter. Av. de Carthage TUNIS Tel: 253-821

Telex: 12319 CABAM TN

TURKEY

FMA

Mediha Eldem Sokak No. 41/6 Yenisehir ANKARA

Tel: 319175 Telex: 42321 KTX TR

Cable: EMATRADE ANKARA

М

Teknim Company Ltd. Iran Caddesi No. 7 Karaklidere **ANKARA**

Tel: 275800 Telex: 42155 TKNM TR

C.E

Kurt & Kurt A.S. Mithatpasa Caddesi No. 75

Kat 4 Kizilay **ANKARA** Tel: 318875/6/7/8

Telex: 42490 MESR TR

Saniva Bilgisayar Sistemleri A.S. Buyukdere Caddesi 103/6

Gayrettepe ISTANBUL Tel: 1673180

Telex: 26345 SANI TR

C,P Best Inc.

Esentepe, Gazeteciler Sitesi

Keskin Kalem Sokak 6/3, Gayrettepe ISTANBUL

Tel: 172 1328, 173 3344

Telex: 42490

UNITED ARAB EMIRATES

Emitac Ltd. P.O. Box 1641 SHARJAH Tel: 591181

Telex: 68136 EMITAC EM Cable: EMITAC SHARJAH

E.C,M,P,A Emitac Ltd. P.O. Box 2711 ABU DHAR! Tel: 820419-20

Cable: EMITACH ABUDHABI

Emitac Ltd. P.O. Box 8391 DUBAI, Tel: 377591 Emitac Ltd. P.O. Box 473 RAS AL KHAIMAH Tel: 28133, 21270

UNITED KINGDOM

FNGLAND

Hewlett-Packard Ltd. Miller House The Ring, BRACKNELL Berks RG12 1XN Tel: 0344 424898 Telex: 848733

Hewlett-Packard Ltd. Eistree House, Eistree Way BOREHAMWOOD, Herts WD6 1SG

Tel: 01 207 5000 Telex: 8952716 C.E

Hewlett-Packard Ltd. Oakfield House, Oakfield Grove Clifton BRISTOL, Avon BS8 2BN Tel: 0272 736806 Telex: 444302 CEP

Hewlett-Packard Ltd. 9 Bridewell Place **LONDON EC4V 6BS** Tel: 01 583 6565 Telex: 298163

Hewlett-Packard Ltd. Pontefract Road NORMANTON, West Yorkshire WF6 1RN

Tel: 0924 895566 Telex: 557355

CP

Hewlett-Packard Ltd. The Quadrangle 106-118 Station Road REDHILL, Surrey RH1 1PS Tel: 0737 68655 Telex: 947234 C.E.P

Hewlett-Packard Ltd. Avon House 435 Stratford Road

Shirley, SOLIHULL, West Midlands

B90 4BL Tel: 021 745 8800 Telex: 339105

C.E.P Hewlett-Packard Ltd. Heathside Park Road Cheadle Heath STOCKPORT Cheshire

SK3 ORB Tel: 061-428-0828 Telex: 668068 A,C,E,M,P

Hewlett-Packard Ltd. Harmon House No. 1 George Street UXBRIDGE, Middlesex UX8 1YN Tel: 895 720 20 Telex: 893134/5 C,CM,E,M,P Hewlett-Packard Ltd. King Street Lane Winnersh, WOKINGHAM

Berkshire RG115AR Tel: 0734 784774 Telex: 847178 A,C,E,M,P

NORTHERN IRELAND

Hewlett-Packard (ireland) Ltd. Carrickfergus Industrial Centre 75 Belfast Road, Carrickfergus CO. ANTRIM BT38 8PM Tel: 09603 67333 C,E Cardiac Services Company 95A Finaghy Road South BELFAST, BT10 OBY Tel: 0232-625566

Telex: 747626

SCOTI AND

Hewlett-Packard Ltd. 1/3 Springburn Place College Milton North EAST KILBRIDE, G74 3NU Tel: 03552-49261 Telex: 779615 C.E Hewlett-Packard Ltd.

SOUTH QUEENSFERRY West Lothian, EH30 9TG Tel: 031 331 1188 Telex: 72682 C,CM,E,M,P

UNITED STATES

Alabama

Hewlett-Packard Co. 2100 Riverchase Center Bullding 100 - Suite 118 BIRMINGHAM, AL 35244 Tel: (205) 988-0547 A.C.M.P* Hewlett-Packard Co. 420 Wynn Drive **HUNTSVILLE.** AL 35805 Tel: (205) 830-2000

C,CM,E,M° Alaska

Hewlett-Packard Co. 3601 C St., Suite 1416 **ANCHORAGE, AK 99503** Tel: (907) 563-8855 C.E

Arizona

Hewlett-Packard Co. 8080 Pointe Parkway West PHOENIX, AZ 85044 Tel: (602) 273-8000 A.C.CM.E.M.P Hewlett-Packard Co. 3400 East Britannia Dr. Bldg. C, Suite 124 TUCSON, AZ 85706 Tel: (602) 573-7400

C.E.M** California

Hewlett-Packard Co. 99 South Hill Dr. BRISBANE, CA 94005 Tel: (415) 330-2500 Hewlett-Packard Co. 5060 E. Clinton Avenue, Suite 102 FRESNO, CA 93727 Tel: (209) 252-9652 C M Hewlett-Packard Co. 1421 S. Manhattan Av. **FULLERTON, CA 92631** Tel: (714) 999-6700

C,CM,E,M Hewlett-Packard Co. 7408 Hollister Ave. #A GOLETA, CA 93117 Tel: (805) 685-6100 C.E



Arranged alphabetically by country

UNITED STATES (Cont'd)

Hewlett-Packard Co. 2525 Grand Avenue LONG BEACH, CA 90815 Tel: (213) 498-1111

Hewlett-Packard Co. 5651 West Manchester Ave. LOS ANGELES, CA 90045 Tel: (213) 337-8000 Telex: 910-325-6608 C.M

Hewlett-Packard Co. 3155 Porter Drive PALO ALTO, CA 94304 Tel: (415) 857-8000 C.F.

Hewlett-Packard Co. 4244 So. Market Court, Suite A SACRAMENTO, CA 95834 Tel: (916) 929-7222 A*.C.E.M

Hewlett-Packard Co. 9606 Aero Drive SAN DIEGO, CA 92123 Tel: (619) 279-3200

C,CM,E,M Hewlett-Packard Co. 5725 W. Las Positas Blvd. PLEASANTON, CA 94566

Tel: (415) 460-0282

С

Hewlett-Packard Co. 3003 Scott Boulevard SANTA CLARA, CA 95054 Tel: (408) 988-7000 Telex: 910-338-0586 A,C,CM,E Hewlett-Packard Co. 2150 W. Hillcrest Dr. THOUSAND OAKS, CA 91320

THOUSAND OAKS, CA 9132 (805) 373-7000 C,CM,E

Colorado

Hewlett-Packard Co.
2945 Center Green Court South
Suite A
BOULDER, CO 80301
Tel: (303) 499-6655
A,C,E
Hewlett-Packard Co.
24 Inverness Place, East
ENGLEWOOD, CO 80112

A,C,CM,E,M

Connecticut

Tel: (303) 649-5000

Hewlett-Packard Co. 500 Sylvan Av. BRIDGEPORT, CT 06606 Tel: (203) 371-6454

Hewlett-Packard Co. 47 Barnes Industrial Road South WALLINGFORD, CT 06492 Tel: (203) 265-7801 A,C,CM,E,M

Florida

Hewlett-Packard Co. 2901 N.W. 62nd Street FORT LAUDERDALE, FL 33309 Tel: (305) 973-2600 C,E,M,P*

Hewlett-Packard Co. 6800 South Point Parkway Suite 301 JACKSONVILLE, FL 32216 Tel: (904) 636-9955 C*.M**

Hewlett-Packard Co. 255 East Drive, Suite B MELBOURNE, FL 32901 Tel: (305) 729-0704 CM.E

Hewlett-Packard Co. 6177 Lake Ellenor Drive ORLANDO, FL 32809 Tel: (305) 859-2900 A,C,CM,E,P*

Hewlett-Packard Co. 4700 Bayou Blvd. Building 5 PENSACOLA, FL 32503 Tel: (904) 476-8422 A.C.M

Hewlett-Packard Co. 5550 W. Idlewild, #150 TAMPA, FL 33614 Tel: (813) 884-3282 C,E,M,P

Georgia Hewlett-Packard Co.

2000 South Park Place ATLANTA, GA 30339 Tel: (404) 955-1500 Telex: 810-766-4890 A,C,CM,E,M,P* Hewlett-Packard Co. 3607 Parkway Lane Suite 300 NORCROSS, GA 30092 Tel: (404) 448-1894 C.E.P

Hawaii

Hewlett-Packard Co. Kawaiahao Plaza, Suite 190 567 South King Street HONOLULU, HI 96813 Tel: (808) 526-1555 A,C,E,M

Idaho

Hewlett-Packard Co. 11309 Chinden Blvd. BOISE, ID 83707 Tel: (208) 323-2700

Illinois

Hewlett-Packard Co. 304 Eldorado Road P.O. Box 1607 BLOOMINGTON, IL 61701 Tel: (309) 662-9411 A,C,E,M** Hewlett-Packard Co. 525 W. Monroe, #1308 CHICAGO, IL 60606 Tel: (312) 930-0010

Hewlett-Packard Co. 1200 East Diehl Road NAPERVILLE, IL 60566 Tel: (312) 357-8800

Hewlett-Packard Co. 5201 Tollview Drive ROLLING MEADOWS, IL 60008 Tel: (312) 255-9800 Telex: 910-687-1066 A,C,CM,E,M

Indiana

Hewlett-Packard Co. 11911 N. Meridian St. CARMEL, IN 46032 Tel: (317) 844-4100 A,C,CM,E,M Hewlett-Packard Co. 111 E. Ludwig Road Suite 108 FT. WAYNE, IN 46825 Tel: (219) 482-4283

lowa

4070 22nd Av. SW
CEDAR RAPIDS, IA 52404
Tel: (319) 390-4250
C,E,M
Hewlett-Packard Co.
4201 Corporate Dr.
WEST DES MOINES, IA 502

Hewlett-Packard Co.

4201 Corporate Dr. WEST DES MOINES, IA 50265 Tel: (515) 224-1435 A**,C,M**

Kansas

Hewlett-Packard Co. 7804 East Funston Road, Suite 203 WICHITA, KS 67207 Tel: (316) 684-8491 C,E

Kentucky

Hewlett-Packard Co. 10300 Linn Station Road, Suite 100 LOUISVILLE, KY 40223 Tel: (502) 426-0100 A.C.M

Louisiana

Hewlett-Packard Co. 160 James Drive East ST. ROSE, LA 70087 P.O. Box 1449 KENNER, LA 70063 Tel: (504) 467-4100 A,C,E,M,P

Maryland

Hewiett-Packard Co. 3701 Koppers Street BALTIMORE, MD 21227 Tel: (301) 644-5800 Telex: 710-862-1943 A,C,CM,E,M Hewlett-Packard Co. 2 Choke Cherry Road ROCKVILLE, MD 20850 Tel: (301) 948-6370 A,C,CM,E,M

Massachusetts

Hewlett-Packard Co. 1775 Minuteman Road ANDOVER, MA 01810 Tel: (617) 682-1500 A,C,CM,E,M,P* Hewlett-Packard Co. 32 Hartwell Avenue LEXINGTON, MA 02173 Tel: (617) 861-8960 C,E

Michigan

Hewiett-Packard Co. 4326 Cascade Road S.E. GRAND RAPIDS, MI 49506 Tel: (616) 957-1970 C,M

Hewlett-Packard Co. 39550 Orchard Hill Place Drive NOVI, MI 48050 Tel: (313) 349-9200 A,C,E,M Hewlett-Packard Co. 1771 W. Big Beaver Road TROY, MI 48084

Minnesota

Tel: (313) 643-6474

Hewlett-Packard Co. 2025 W. Larpenteur Ave. ST. PAUL, MN 55113 Tel: (612) 644-1100 A,C,CM,E,M

Missouri

Hewlett-Packard Co.
1001 E. 101st Terrace Suite 120
KANSAS CITY, MO 64131-3368
Tel: (816) 941-0411
A,C,CM,E,M
Hewlett-Packard Co.
13001 Hollenberg Drive
BRIDGETON, MO 63044
Tel: (314) 344-5100
A,C,E,M

Nebraska

Hewlett-Packard 11626 Nicholas St. OMAHA, NE 68154 Tel: (402) 493-0300 C,E,M

New Jersey

Hewlett-Packard Co.
120 W. Century Road
PARAMUS, NJ 07653
Tel: (201) 265-5000
A,C,CM,E,M
Hewlett-Packard Co.
20 New England Av. West
PISCATAWAY, NJ 08854
Tel: (201) 562-6100
A,C,CM,E

New Mexico

Hewlett-Packard Co. 7801 Jefferson N.E. ALBUQUERQUE, NM 87109 Tel: (505) 823-6100 C,E,M Hewlett-Packard Co. 1460 Trinity Dr., Suite 3 LOS ALAMOS, NM 87544 Tel: (505) 662-6700

New York

C.E

Hewlett-Packard Co. 5 Computer Drive South ALBANY, NY 12205 Tel: (518) 458-1550 A,C,E,M Hewlett-Packard Co. 9600 Main Street CLARENCE, NY 14031 Tel: (716) 759-8621 C,E Hewlett-Packard Co.

Hewlett-Packard Co. 200 Cross Keys Office Park FAIRPORT, NY 14450 Tel: (716) 223-9950 A,C,CM,E,M

Hewlett-Packard Co. 7641 Henry Clay Blvd. LIVERPOOL, NY 13088 Tel: (315) 451-1820 A,C,CM,E,M

Hewlett-Packard Co. No. 1 Pennsylvania Plaza 55th Floor 34th Street & 8th Avenue MANHATTAN NY 10119 Tel: (212) 971-0800

C,M*

Hewlett-Packard Co.
15 Myers Corner Rd.
Hollowbrook Park, Suite 2D
WAPPINGER FALLS, NY 12590
Tel: (914) 298-9125
CM,E
Hewlett-Packard Co.
2975 Westchester Avenue
PURCHASE, NY 10577-2590
Tel: (914) 935-6300

C,CM,E Hewiett-Packard Co. 3 Crossways Park West WOODBURY, NY 11797 Tel: (516) 682-7800

North Carolina

A.C.CM.E.M

Hewlett-Packard Co. 305 Gregson Dr. CARY, NC 27511 Tel: (919) 467-6600 C,CM,E,M,P* Hewlett-Packard Co. 9600-H Southern Pine Blvd. CHARLOTTE, NC 28210

Tel: (704) 527-8780

c.

Hewlett-Packard Co. 5605 Roanne Way GREENSBORO, NC 27420 Tel: (919) 852-1800 A,C,CM,E,M,P*

Ohio

Hewlett-Packard Co. 2717 S. Arlington Road AKRON, OH 44312 Tel: (216) 644-2270 C.E

Hewlett-Packard Co. 4501 Erskine Road CINCINNATI, OH 45242 Tel: (513) 891-9870 C.M

Hewlett-Packard Co.
15885 Sprague Road
CLEVELAND, OH 44136
Tel: (216) 243-7300
A,C,CM,E,M
Hewlett-Packard Co.
9080 Springboro Pike
MIAMISBURG, OH 45342
Tel: (513) 433-2223
A,C,CM,E*,M
Hewlett-Packard Co.
One Maritime Plaza, 5th Floor
720 Water Street
TOLEDO, OH 43604
Tel: (419) 242-2200

Hewlett-Packard Co. 675 Brooksedge Blvd. WESTERVILLE, OH 43081 Tel: (614) 891-3344 C,CM,E*

Oklahoma

C

Hewlett-Packard Co. 3525 N.W. 56th St. Suite C-100 OKLAHOMA CITY, OK 73112 Tel: (405) 946-9499 C,E*,M Hewlett-Packard Co. 3840 S. 103rd E. Ave., #100

3840 S. 103rd E. Ave., #100 TULSA, OK 74146 Tel: (918) 665-3300 A**,C,E,M*,P*

Oregon

Hewlett-Packard Co. 9255 S. W. Pioneer Court WILSONVILLE, OR 97070 Tel: (503) 682-8000 A,C,E*,M

Pennsylvania

Hewlett-Packard Co. 50 Dorchester Rd. HARRISBURG, PA 17112 Tel: (717) 657-5900

Hewlett-Packard Co. 111 Zeta Drive PITTSBURGH, PA 15238 Tel: (412) 782-0400 A,C,E,M Hewlett-Packard Co. 2750 Monroe Boulevard VALLEY FORGE, PA 19482 Tel: (215) 666-9000 A,C,CM,E,M

South Carolina

Hewlett-Packard Co. Brookside Park, Suite 122 1 Harbison Way COLUMBIA, SC 29210 Tel: (803) 732-0400 C,M Hewlett-Packard Co.

545 N. Pleasantburg Dr. Suite 100 GREENVILLE, SC 29607 Tel: (803) 232-8002 C

Tennessee

Hewlett-Packard Co.
One Energy Centr. Suite 200
Pellissippi Pkwy.
KNOXVILLE, TN 37932
Tel: (615) 966-4747
A,C,M
Hewlett-Packard Co.
3070 Directors Row
Directors Square
MEMPHIS, TN 38131
Tel: (901) 346-8370
A,C,M

Hewlett-Packard Co. 220 Great Circle Road, Suite 116 NASHVILLE, TN 37228 Tel: (615) 255-1271 A,C,E,M,P

Texas

Hewlett-Packard Co.
1826-P Kramer Lane
AUSTIN, TX 78758
Tel: (512) 835-6771
C,E,P*
Hewlett-Packard Co.
5700 Cromo Dr
EL PASO, TX 79912
Tel: (915) 833-4400
C,E*,M**
Hewlett-Packard Co.
3952 Sandshell Drive
FORT WORTH, TX 76137
Tel: (817) 232-9500
C
Hewlett-Packard Co.

FORT WORTH, TX 76137
Tel: (817) 232-9500
C
Hewlett-Packard Co.
10535 Harwin Drive
HOUSTON, TX 77036
Tel: (713) 776-6400
A,C,E,M,P*
Hewlett-Packard Co.
3301 Royal Lane
IRVING, TX 75063
Tel: (214) 869-3377
C,E
Hewlett-Packard Co.
109 E. Toronto, Suite 100
McALLEN, TX 78503
Tel: (512) 630-3030

C

Hewlett-Packard Co.
930 E. Campbell Rd.
RICHARDSON, TX 75081
Tel: (214) 231-6101
A,C,CM,E,M,P*
Hewlett-Packard Co.
1020 Central Parkway South
SAN ANTONIO, TX 78232
Tel: (512) 494-9336
A,C,E,M,P*

Utah

Hewiett-Packard Co. 3530 W. 2100 South St. SALT LAKE CITY, UT 84119 Tel: (801) 974-1700 A,C,E,M

Virginia

Hewlett-Packard Co. 840 Greenbrier Circle Suite 101 CHESAPEAKE, VA 23320 Tel: (804) 424-7105 C,E,M Hewlett-Packard Co. 4305 Cox Road GLEN ALLEN, VA 23060 Tel: (804) 747-7750 A,C,E,M,P* Hewlett-Packard Co. Tanglewood West Bldg. Suite 240 3959 Electric Road **ROANOKE, VA 24018** Tel: (703) 774-3444

Washington

C.E.P

Hewlett-Packard Co.
15815 S.E. 37th Street
BELLEVUE, WA 98006
Tel: (206) 643-4000
A,C,CM,E,M
Hewlett-Packard Co.
North 708 Argonne Road
SPOKANE, WA 99212-2793
Tel: (509) 922-7000

West Virginia Hewlett-Packard Co. 501 56th Street CHARLESTON, WV 25304 Tel: (304) 925-0492

Wisconsin

A.C.M

Hewiett-Packard Co. 275 N. Corporate Dr. BROOKFIELD, WI 53005 Tel: (414) 794-8800 A.C.E*.M

URUGUAY

Pablo Ferrando S.A.C. e I. Avenida Italia 2877 Casilla de Correo 370 MONTEVIDEO Tel: 80-3805 Telex: Public Booth 901 A,CM,E,M

12

SALES & SUPPORT OFFICES

Arranged alphabetically by country

URUGUAY (Cont'd)

Olympia de Uruguay S.A. Maquines de Oficina Avda. del Libertador 1997 Casilla de Correos 6644 MONTEVIDEO

Tel: 91-1809, 98-3807 Telex: 6342 OROU UY

VENEZUELA

Hewlett-Packard de Venezuela C.A.
3A Transversal Los Ruices Norte
Edificio Segre 2 & 3
Apartado 50933
CARACAS 1050
Tel: (582) 239-4133
Telex: 251046 HEWPACK
A,C,CM,E,M,P

Hewlett-Packard de Venezuela, C.A. Centro Ciudad Comercial Tamanaco Nivel C-2 (Nueva Etapa) Local 53H05 Chuao, CARACAS Tel: 928291

Albis Venezolana S.R.L. Av. Las Marias, Ota. Alix, El Pedregal Apartado 81025 CARACAS 1080A Tel: 747984, 742146 Telex: 24009 ALBIS VC A Tecnologica Medica del Caribe, C.A. Multicentro Empresarial del Este Ave. Libertador Edif. Libertador Nucleo "C" - Oficina 51-52 CARACAS

Tel: 339867/333780 M

Hewlett-Packard de Venezuela C.A. Residencias Tia Betty Local 1 Avenida 3 y con Calle 75 MARACAIBO, Estado Zulia Apartado 2646 Tel: (5861) 80304 Telex: 62464 HPMAR C.E*

Hewlett-Packard de Venezuela C.A. Urb. Lomas de Este Torre Trebol — Piso 11 VALENCIA, Estado Carabobo Apartado 3347 Tel: (5841) 222992 C,P

YUGOSLAVIA

Do Hermes General Zdanova 4 YU-11000 BEOGRAD Tel: (011) 342 641 Telex: 11433 A,C,E,M,P Do Hermes Celovska 73 YU-61000 LJUBLJANA Tel: (061) 553 170 Telex: 31583 A,C,E,M,P Elektrotehna Titova 51 YU-61000 LJUBLJANA

Do Hermes Kralja Tomislava 1 YU-71000 SARAJEVO Tel: (071) 35 859 Telex: 41634 C**,P

ZAIRE

Computer & Industrial Engineering 25, Avenue de la Justice B.P. 12797 KINSHASA, Gombe Tel: 32063 Telex: 21552 C,P

ZAMBIA

R.J. Tilbury (Zambia) Ltd. P.O. Box 32792 LUSAKA Tel: 215590 Telex: 40128

ZIMBABWE

Field Technical Sales (Private) Limited 45, Kelvin Road North P.O. Box 3458 SALISBURY Tel: 705 231 Telex: 4-122 RH F P

August 1986



MANUAL CHANGES

Manual for Model Number	8175A Option 002
Manual printed on	October 1986
Manual Part Number	08175-90011

Make all ERRATA corrections.

Check the following table for your instrument serial prefix/serial number and make the listed changes to your manual. •

New Item

Serial Prefix or Serial Number		Manual Changes	Serial Prefix or Serial Number	Manual Changes
ERRATA				
2612G00416	and above	1		
2642G00716	and above	2		
2642Ģ00956	and above	3		
2948Ģ01686	and above	4		•
2943G01706	and above	5 6		
2948G02146	and above	6		
			·	
·		•		
		,		
•				

INDEX OF MANUAL CHANGES

MANUAL CHANGE	MISCELLANEOUS	FRAME	A70
ERRATA			
1			MP505,506,508,509, MP510,511,512,513, MP805,806,808,809, MP810,811,812,813
2	Page 5-26, 8-233		R405,493 R705,793
3			C208,210,443,503, C507,508,519,520, C521,522,743,803, C807,808,819,820, C821,822
4			U414,415,714,715
5			R585,586,885,886
6			C208,210,503,507, C508,519-522,803, C807,819-822
			·
			·

ERRATA

On Page 6-28 delete:

A70 WRT 1258-0124 PIN PROG JUMPER

add: A70 WR1 1258-0124 PIN PROG JUMPER

On Page 6-26, Delete: R465 0698-3558

R466 0757-0438

Add: R465 0757-0438 R466 0698-3558

On Page 3-88, change to read:

.....

Arb. related Commands of the OUTPUT Page:

Disable/Enable Arb. channel CHN CHN,0/1 - C4

MANUAL CHANGE 1

On Page 6-25, change the Table of Replaceable Parts to read:

A70 MP505,506,508,509,

MP510,511,512,513,

MP810,811,812,813

1205-0662 MP805,806,808,809,

HEATSINK

MANUAL CHANGE 2

On Page 5-26, Adjustments, change to read:

7. UAVC Gain A Adjust

Measure with DVM at TP410

Board Rev. A,B

Rev.C

Adjust A70R459 for

-1.2000V+/-.1mV

-0.8000V + / -.1mV

11. UAVC Gain B Adjust

Measure with DVM at TP710

Board Rev. A,B

Rev.C

Adjust A70R759for

-1.2000V+/-.1mV

-0.8000V+/-.1mv

On Page 6-26/27, change the Table of Replaceable Parts to read:

A70 R405,705 0698-7220

R-FXD 215 1% .05W

ADD:

R493,793

0698-7611

R-FXD 536 1% .125W

On Page 8-226 step 3. Amplitude Vernier Control Output A/B change Table 8-6-1 to read:


Table 8-6-1.

REV C Bd. REV A,B.

	Ampl. Range	AVCA Att. Factor	AVCA/AVCB	AVCA/AVCB
into 50 Ohm	0.2 V 0.5 V 1 V 2 V 5 V 10 V 16 V	1/2.5 1/1 1/2.5 1/2.5 1/1 1/2.5 1/1.25	+ .120 V - 1.2 V + .120 V + .120 V - 1.2 V + .120 V 8 V	+ 280 V - 800 V + 280 V + 280 V - 800 V + 280 V - 440 V
into open	0.5 V 1 V 2 V 5 V 10 V 20 V 32 V	1/2 1/1 1/2.5 1/2 1/1 1/2.5 1/1	100 V - 1.2 V + .120 V 100 V - 1.2 V + .120 V - 1.2 V	+ .100 V 800 V + .280 V + .100 V 800 V + .280 V 800 V

MANUAL CHANGE 2 (Cont.)

On Page 8-233, change schematic 7B to read:



MANUAL CHANGE 3

On Page 6-23, change the Table of Replaceable Parts to read:

A70 C208,210,443,503, C507,508,519,520, C521,522,743,803, 0160-6596 C-FXD .47UF 20% C807,808,819,820, C821,822 MANUAL CHANGE 4

On Page 6-28, change the Table of Replaceable Parts to read:

A70 U414,415,714,715 1826-2177

IC AD713JN

MANUAL CHANGE 5

On Page 6-27/28, change the Table of Replaceable Parts to read:

A70 R585,586,885,886 0699-2863

R-FXD 29.11 .1% 2W

MANUAL CHANGE 6

On Page 6-23/24, change the Table of Replaceable Parts to read:

A70

C208,210,503,507

C508,519-522,803 C807,808,819-822

0160-3097 CAP 0.47uF 50V

8175A OPTION 002 (ARB) OPERATING AND SERVICE MANUAL

PART NUMBER: 08175-90011

Please note the following:

This manual package for Option 002 comprises two parts: a bound Operating and Programming manual and a set of loose leaf pages which comprise the "Service Manual". The loose leaf pages are designed to be included at the end of each corresponding section within the standard 8175A manual 3 ring binder. They are numbered so as to follow on directly from the standard ones. Note that The Arb. Board service block should be inserted behind its register (supplied with this package) at the back of the standard service section.

OPERATING AND SERVICE MANUAL

8175AOption 002

This manual applies directly to all 8175A's which have option 002 installed. Any changes made to the option which affect the manual, will be detailed in a "Manual Changes" supplement supplied with it. Ensure that you read through any such supplement and record the changes in your manual.

© HEWLETT-PACKARD GMBH 1986 HERRENBERGER STR. 130, D-7030 BOEBLINGEN FEDERAL REPUBLIC OF GERMANY



CERTIFICATION

Hewlett-Packard Company certifies that this product met its published specifications at the time of shipment from the factory. Hewlett-Packard further certifies that its calibration measurements are traceable to the United States National Bureau of Standards, to the extent allowed by the Bureau's calibration facility, and to the calibration facilities of other International Standards Organization members.

WARRANTY

This Hewlett-Packard product is warranted against defects in material and workmanship for a period of one year from date of shipment. During the warranty period, Hewlett-Packard Company will, at its option, either repair or replace products which prove to be defective.

HP warrants that its software and firmware designated by HP for use with an instrument will execute its programming instructions when properly installed on that instrument. HP does not warrant that the operation of the instrument, or software, or firmware will be uninterrupted or error free.

For products returned to HP for warranty service, Buyer shall prepay shipping charges to HP and HP shall pay shipping charges to return the product to Buyer. However, Buyer shall pay all shipping charges, duties, and taxes for products returned to HP from another country.

LIMITATION OF WARRANTY

The foregoing warranty shall not apply to defects resulting from improper or inadequate maintenance by Buyer, Buyer-supplied software or interfacing, unauthorized modification or misuse, operation outside of the environmental specifications for the product, or improper site preparation or maintenance.

NO OTHER WARRANTY IS EXPRESSED OR IMPLIED. HP SPECIFICALLY DISCLAIMS THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

EXCLUSIVE REMEDIES

THE REMEDIES PROVIDED HEREIN ARE BUYER'S SOLE AND EXCLUSIVE REMEDIES. HP SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, WHETHER BASED ON CONTRACT, TORT, OR ANY OTHER LEGAL THEORY.

ASSISTANCE

Product maintenance agreements and other customer assistance agreements are available for Hewlett-Packard products.

For any assistance, contact your nearest Hewlett-Packard Sales and Service Office. Addresses are provided at the back of this manual.

Model 8175A Content

LIST OF CONTENTS Option 002 (Arb.)

NOTE: The Option 002 (Arb.) pages listed below are assigned numbers which follow on directly from the corresponding standard 8175A service manual pages. It is suggested that you insert the pages at the appropriate positions in the standard 8175A service manual binder.

SECTI	ON 5A Adjustments	Pro	ce	dure	(Arl	o.)							Page
5-1	Introduction												5-19
5-2	Safety Considerations	S											5-19
5-3	Equipment Required											•	5-19
5-4	Adjustment Procedur	e.		•		•	•	•	•	•	•	•	5-19
5-11	Arb. Board .					٠	٠				•	•	5-21
SECT	ON 6A Replaceable	Par	ts	(Arb	.)								
	Lists	•		ė	•	•					•	•	6-23
SECT	ION 7A Backdating (Arb	.)										
	No Backdating application	cable	wh	en m	anual	prin	ted						
SECT	ION 8A Service (Arb.	.)											
	Service Block 6		Dυ	ıal Ar	bitra	ry W.	G. B	oard					8-211

Model 8175A Adjustments

SECTION 5 A

ADJUSTMENTS (ARB)

5-1 INTRODUCTION

This section describes the adjustments which will return the Arb. related outputs of the instrument to peak operating condition after repairs have been completed. An adjustment location diagram is given on a foldout page at the end of this section.

5-2 SAFETY CONSIDERATIONS

Although this instrument has been designed in accordance with internal safety standards, this manual contains information, cautions and warnings which must be followed to ensure safe operation and to retain the instrument in a safe condition (see Sections 2 and 3 of the Arb. Operating and Programming manual).

WARNING

Any interruption of the protective (grounding) conductor (inside or outside) or disconnection of the protective earth terminated is likely to make the instrument dangerous. Intentional interruption is prohibited.

Any adjustment, maintenance or repair of the opened instrument with voltage applied should be avoided as much as possible and, when inevitable, should be carried out only by a skilled person who is aware of the hazard involved.

5-3 EQUIPMENT REQUIRED

The test equipment required for the adjustment procedure is listed in Table 1-1, Recommended Test Equipment. The critical specifications of substitute test instruments must meet the standards set forth in Table 1-2, Specifications.

5-4 ADJUSTMENT PROCEDURE

The Arb. Adjustment procedure is numbered: 5-11 since the last procedure for the standard 8175A is 5-10.

NOTE:

The Arb. Adjustment procedure requires that a controller is available (e.g. HP Series 200 Controller). Significant programs are given.

The following Adjustment procedure enables the Dual Arbitrary Waveform Generator to be adjusted within the published specifications.

However, only by using a special procedure can the best possible calibration and hence performance be achieved. This special additional calibration can only be done by an HP Service Office or if the required test equipment and the Calibration program (VERICAL) is available.

An adjustment points locator diagram (Figure 5-2) is included at the end of this adjustment procedure.

Execute a paragraph completely and in the order in which it is presented. Only the significant instrument settings are given. Screen display figures are included to assist verification that the correct settings have been made. Ensure, that in such cases, your 8175A settings are identical to those of the screen displays given.

For adjustments on the Dual Arbitrary-Waveform Generator Board use the service connectors (as for the standard 8175A) as shown in Figure 5-1.

Allow a 30 minute warm-up period before starting the adjustments.



Instrument must not be operated without cover over power supply and fan areas.




Figure 5-1. 8175A Service Position

5-11 ARB BOARD (OPTION OO2)

Equipment:

Controller, Printer, DVM, Scope, Probe 10021A

VERICAL Disc, SMB-BNC Cables

Procedure:

1. With power OFF, disconnect the four 50 Ohm cables, then remove the ARB Bd. from its normal position and plug it into the Service Connector.

Turn power ON. The System Page configuration menu should be displayed.

2. Make the following 8175A settings:

```
Recall Standard Settings

SYSTEM = [Configuration] > CURSOR + = Arbitrary-Generator (ARB)

CNTRL = [Clock] change Mode to [Auto Cycle]

OUTPUT > NEXT
```

change Level [ARB A]: into [open]

Amplitude Range: [10V]
Output: [enabled]

Trigger Outputs: [enabled]

OUTPUT > NEXT


do the same changes for Level [ARB B]
DATA > PREV

on Data [Calculator] Page set up the following sinewave module:

```
HEADER >0 START FOR 30US STEP 1US ALGORITHM 1 (SIN(2*PI*Tx*33333))
```

The "Softkeys" are available via the corresponding *MAIN DISPLAY* keys.


```
"Edit" = *system* > "Insert" = *system* > s > t > a > r > t > don't care > "FOR" = *system* > don't care > 3 > 0 > u > s > don't care > "STEP" = *cntrl* > don't care > 1 > u > s > "Etc" = *prgm* 5 times > "Cr/If" = *data* > "Etc" = *prgm* 2 times > "*" = *timing* 3 times > "Etc" > ")" = *cntrl* 2 times > cursor + 5 times > "(" = *system* 2 times > cursor +> "Etc" > "Etc" 2 times > "Sin" = *system* > cursor +> 2 > cursor +> "PI" = *data* > "Etc" > cursor +> 3 5 times > "Etc" > "Etc" > "Etc" > "Etc" > "Etc" > cursor +> 3 5 times > "Etc" > "Etc" > "Etc" > "End ins" = *data* > "End edit" = *prgm*
```




Adjustments Model 8175A

```
"Param" = *CNTRL* > change: Max. Level: [+] 5.00 V

Min. Level: [-] 5.00 V
```



"End_para" = *PRGM* > "Run" = *TIMING*
"Param" = *CNTRL* > NEXT = [ARB B] >
check: Max. Level: [+] 5.00 V
Min. Level: [-] 5.00 V



"End_para" = *PRGM* > "Run" = *TIMING* > NEXT 2times

```
CURSOR + 3times = Address 0000 > 0 > 0 > 2 > 9 > CURSOR + >
T > R > I > G > R > CURSOR \rightarrow 8times = TRIG A > 1 > 1 > 1
ROLL +> blue and CURSOR += LABEL + 6times >
D > 0 > 0 > 0 > 0 > ROLL \uparrow > LABEL + >
D > 1 > 0 > 2 > 3 > NEXT = [+] > 5 > 1 > 1 > CURSOR \rightarrow NEXT = [+] >
5 > 1 > 1 > CURSOR → > 1 > 1 > ROLL ↑ > LABEL ← 6times >
D > DON'T CARE > 5 > 1 > 2 > NEXT = [+] > 0 > 0 > 0 > CURSOR \rightarrow >
NEXT = [+] > 0 > 0 > 0 > ROLL \uparrow > LABEL + 4times
D > DON'T CARE 2 \text{times} > 1 > 2 > \text{cursor} \rightarrow 2 \text{times} > 5 > 0 > 0 >
CURSOR + 3times > 0 > 0 > CURSOR C > 1 > 1 > ROLL + > LABEL + 6times >
D > 1 > 0 > 1 > 2 > NEXT = [+] > 5 > 0 > 0 > CURSOR \rightarrow > NEXT = [+] >
5 > 0 > 0 > ROLL \uparrow > LABEL + 4times >
D > 5 > 1 > 2 > T > NEXT = [+] > 0 > 0 > 0 > CURSOR \rightarrow > NEXT = [+] >
0 > 0 > 0 > CURSOR \rightarrow > 1 > 1 > ROLL \uparrow > LABEL \leftarrow 6times >
D > DON'T CARE > 5 > 1 > 1 > CURSOR \rightarrow > 0 > 0 > 1 > CURSOR \rightarrow 2times >
0 > 0 > 1 > ROLL + 4times
```

Adjustments Model 8175A

```
PRGM = [Module] > cursor +>
s > i > n > E > DON'T CARE > LABEL + 3times > T > R > i > G > R >
ROLL +> blue and system = INSERT >
m > i > n > L > E > cursor +> T > R > i > G > R > CURSOR +>
D > 0 > 0 > 0 > 0 > ROLL +> INSERT >
m > A > X > L > E > cursor +> D > 0 > 0 > 0 > CURSOR +>
D > 1 > 0 > 2 > 3 > ROLL +> INSERT >
T > E > R > 0 > DON'T CARE > CURSOR +> D > 1 > 0 > 2 > 3 > CURSOR +>
D > DON'T CARE > 5 > 1 > 2 > ROLL +> INSERT >
L > 0 > L > V > L > cursor +> D > DON'T CARE > 5 > 1 > 2 > CURSOR +>
D > DON'T CARE 2 times > 1 > 2 > ROLL +> INSERT >
H > I > L > V > L > cursor +> D > DON'T CARE 2 times > 1 > 2 > ROLL +> INSERT >
CURSOR +> D > DON'T CARE 2 times > 1 > 2 > ROLL +> INSERT >
D > DON'T CARE 2 times > 1 > 2 > ROLL +> INSERT >
T > CURSOR +> D > DON'T CARE 2 times > 1 > 2 > CURSOR +> D > DON'T CARE 2 times > 1 > 2 > CURSOR +> D > DON'T CARE 2 times > 1 > 2 > CURSOR +> D > DON'T CARE 2 times > 1 > 2 > CURSOR +> D > DON'T CARE 2 times > 1 > 2 > CURSOR +> D > DON'T CARE 2 times > 1 > 2 > CURSOR +> D > DON'T CARE 2 times > 1 > 2 > CURSOR +> D > DON'T CARE 2 times > 1 > 2 > CURSOR +> D > DON'T CARE 2 times > 1 > 2 > T > CURSOR +> D > DON'T CARE > 5 > 1 > 1 > T > H > CURSOR +> D > 5 > 1 > 2 > T > CURSOR +> D > DON'T CARE > 5 > 1 > 1 > T > H > CURSOR +> D > DON'T CARE > 5 > 1 > 1 > T > H > CURSOR +> D > T > CURSOR +> D > DON'T CARE > 5 > 1 > 1 > T > H > CURSOR +> D > T > CURSOR +> D > DON'T CARE > 5 > 1 > 1 > T > H > CURSOR +> D > T > CURSOR +> D > T > CURSOR +> D > DON'T CARE > 5 > 1 > 1 > T > H > CURSOR +> D > T > CURSOR +> D > DON'T CARE > 5 > 1 > 1 > T > H > CURSOR +> D > T > CURSOR +> D > DON'T CARE > 5 > 1 > 1 > T > H > CURSOR +> D > T > CURSOR +> D > T > CURSOR +> D > DON'T CARE > 5 > 1 > 1 > T > T > CURSOR +> D > T > CURSO
```

l Hod	ule 3	Assian			Segments)	± 0.0
	Segment Hame				Label or Address	Repetition Times
900	SINE	from end	START	to	TRIGR	001
001	MINLE	from end	TRIGR	to	00000	991
992	MAXLE	from [end]	D0000	to	01023	001
003	ZERO	from end	01023	to	D 512	001
004	LOLVL	from	B 512	to	D 12	001
005	HILVL	from end	D 12	to	D1012	001
006	GLITH	from end	D512T	to	D 511	001

3. Set 8175A:

```
PRGM > NEXT = [Trigger Event] Assignment check: On START execute [SINE]
UPDATE > START
```

Connect the Outputs via 08160-61610 Cables to a Scope.

Allow a 30 minutes warm-up period before starting the adjustments! Within that time confirm that the following Reference Voltages are correct:

The GND clip should always be connected to the nearest GND TP on Bd.!

Before the Adjustment Procedure can be started, the EEPROM in the Calibration Circuitry must be set to a defined status. Therefore, first read out and print the stored calibration data, as follows:

The following program enables the EEPROM data to be read and printed. An external printer, enables the data to be documented.

7xx is the HP-IB address of the HP 8175A.

7yy is the HP-IB address of the external printer

Input:

```
10
     FOR A = 1 \text{ TO } 112
20
           OUTPUT 7xx; "HW0,41,";A
                                                     ! Set EEPROM address
30
            OUTPUT 7xx; "HW?0,0,48"
                                                     ! Read EEPROM data
40
            Enter 7xx;Dat
50
            PRINTER IS 7yy
60
            PRINT "Address: ";A;" Data: ";Dat
70
     NEXT A
80
     LOCAL 7xx
90
     PRINTER is 1
100
     STOP
```

Set the Jumper on the circuit side of the board A70 to the "WRT" position.

The following program enables the EEPROM to be set to the defined status.

Input:

```
10 FOR A = 1 TO 112
20 OUTPUT 7xx;"HW0,41,";A ! Set EEPROM address
30 OUTPUT 7xx;"HW0,48,";128 ! Write EEPROM data
40 NEXT A
50 STOP
```

Using the first program check that all addresses (1-112) are set to Data: 128.

A/B AMPLITUDE VERNIER ADJUSTMENTS

4. On Program Page(ARB) [Trigger Event] Assignment > change: On START execute [ZERO]

CNTRL = [Clock] change Mode: [Single Cycle]

UPDATE > START

With a controller connected to the 8175A via HP-IB, input the following program:

OUTPUT 7xx;"HW0,32,000" OUTPUT 7xx;"HW0,33,224" (7xx = 8175A HP-IB Address)

- 5. UAVC Offset A Adjust
 Measure with DVM at TP 410.
 Adjust A70R490 for +1.0000 V +/- 0.1mV.
- 6. Return 8175A to local. OUTPUT = Level [ARB A] change the Amplitude Range from [10V] to [5V] and back to [10V].
- 7. UAVC Gain A Adjust
 Measure with DVM at TP410.
 Adjust A70R459 for -1.2000 V +/- 0.1mV.

NOTEL REV C BOARDS

ADJUST TO -, 80000 ± 0.1 mv

8. Input the following program:

OUTPUT 7xx;"HW0,36,000" OUTPUT 7xx;"HW0,37,224"

- 9. UAVC Offset B Adjust
 Measure with DVM at TP710.
 Adjust A70R790 for +1.0000V +/- 0.1mV.
- 10. Local 8175A. OUTPUT > NEXT = Level [ARB B] change Amplitude Range from [10V] to [5V] and back to [10V].
- 11. UAVC Gain B Adjust
 Measure with DVM at TP710.
 Adjust A70R759 for -1.2000V +/- 0.1mV.

NOTE! REVC BIARDS

ADTEST TO - 80000 ±0./mv



A/B GAIN PREADJUST

12. On Program Page (ARB) [Trigger Event] Assignment change: On START execute [MAXLE]

UPDATE > START

13. Measure with DVM at TP402 \neq + 1.000 V at TP702 \neq + 1.000 V

14. On the same page, change to read:

On START execute [MINLE]

UPDATE > START

15. Measure with DVM at TP402 - 0.4V to -0.8V. Center A70R409 if necessary.

Measure with DVM at TP702 - 0.4V to -0.8V. Center A70R709 if necessary.

A/B SUMMING AMPLIFIER BALANCE

16. On same Page change to read:

On START execute [SINE]

CNTRL = [Clock] change Mode to [Auto Cycle]

DATA > NEXT = Data [Format] Allocation

change Period 0.1 [us]

UPDATE > START

17. Measure with DVM at A70R447 wiper and preadjust A70R447 for 0V +/- 10 mV. Center R443.

Measure with DVM at A70R747 wiper and preadjust A70R747 for 0V +/- 10 mV. Center R743.

18. Measure with Scope via Probe 10021A at:

TP406. Adjust A70R432 for min sine signal (+ Balance) TP405. Adjust A70R441 for min sine signal (- Balance) TP407. Adjust A70R432/441 for min sine signal

TP706. Adjust A70R732 for min sine signal (+ Balance) TP705. Adjust A70R741 for min sine signal (- Balance) TP707. Adjust A70R732/741 for min sine signal

Test limit < 12 mVpp.

A/B SUMMING AMPLIFIER OFFSET

19. CHTRL = [Clock] change Mode to [Single Cycle]

PRGM = Program Page [Trigger Event] Assignment
change: On START execute [Zero]

OUTPUT change on Output Page (ARB)
Level [ARB A] into [open]
Amplitude Range: [2V]

UPDATE > START

- 20. Range Error Adjust A
 Measure with DVM via Probe 10021A at TP403.
- 21. Adjust A70R443 for 0V +/- 0.5mV.
- 22. Sum Amp Offset Adjust A Change the Amplitude Range to [10V]. Press START.
- 23. Adjust A70R447 for 0V + -0.5mV.
- 24. Change the Amplitude Range to [5V] and press START. Check for 0V +/- 0.5mV. Repeat steps 19 to 23 and readjust R443 and/or R447 if necessary.
- 25. Repeat steps 20 to 24 for Output B = [ARB B] into [open]. Measure with DVM at TP703 via Probe 10021A. Range Error Adjust B
 Adjust A70R743 for Amplitude Range [2V] Range Error Adjust B
 Adjust A70R747 for Amplitude Range [10V]

Press START after each change of Amplitude Range.

A/B LOW FREQUENCY GAIN

- 26. CNTRL = [Clock] change Mode to [Auto Cycle].

 PRGM = Program Page [Trigger Event] Assignment change: CONTINUOUS-Start [HILVL]

 DATA > NEXT = Data [Format] Allocation, Duration: [fixed] change: Period: 1.00 [ms]

 OUTPUT change Amplitude Range A and B to [10V] into [open]

 UPDATE > START
- 27. Connect OUTPUT A J702 to scope. Adjust A70R515 for best pulse flatness.
- Connect OUTPUT B J703 to scope.
 Adjust A70R815 for best pulse flatness.



1

A/B OFFSET VERNIER

29. CNTRL = [Clock] change Mode to [Single Cycle]

PRGM = Program Page [Trigger Event] Assignment check: On START execute [Zero]

UPDATE > START

30. Offset-Offset Adjust A
Connect OUTPUT A J702 to DVM using a 50 kOhm load

31. Adjust A70R454 for 0V +/- 15mV.

32. OUTPUT = Output Page (ARB) Level [ARB A] change Output Mode: [complement]

Check for 0V +/- 15mV.

Switch between normal/complement several times and readjust A70R454 for best values symmetrical to 0V.

33. Offset Gain Adjust A

Set Output Mode to [normal]

Input following program via a controller connected to the 8175A

OUTPUT 7xx;"HW0,34,128" OUTPUT 7xx,"HW0,35,028"

- 34. Adjust A70R451 for +16.00V +/-25 mV.
- 35. Input following program

OUTPUT 7xx;"HW0,34,128" OUTPUT 7xx;"HW0,35,012"

- 36. Measure with DVM for -16.00V +/-25 mV.
- Repeat steps 33 to 36 and readjust A70R451 for best symmetrical values. Local 8175A.
 Repeat steps 20 to 36 and readjust A70R454 / A70R451 if necessary.
- 38. Offset-Offset Adjust B
 Connect OUTPUT B J703 to the DVM via 50 kOhm load.
- 39. Adjust A70R754 for 0V + -15mV.
- 40. Local 8175A.

OUTPUT > NEXT = Output Page (ARB) Level [ARB B]
change Output Mode: [complement]

Check for 0V +/- 15mV.

Switch between normal/complement several times and adjust A70R754 for best values symmetrical to 0V.

41. Offset Gain Adjust B Input following program:

OUTPUT 7xx; "HW0, 38, 128" OUTPUT 7xx; "HW0, 39, 028"

42. Adjust A70R751 for +16.00V +/- 25mV.

Adjustments Model 8175A

43. Input following program:

OUTPUT 7xx; "HW0, 38, 128" OUTPUT 7xx; "HW0, 39, 012"

- 44. Measure with DVM for -16.00V +/- 25mV.
- 45. Repeat steps 41 to 44 and readjust A70R751 for best symmetrical values. Local 8175A.Repeat steps 38 to 44 and readjust A70R754 / A70R751 if necessary.

A/B AMPLITUDE ACCURACY

46. Local 8175A.

OUTPUT check Level [ARB A] and [ARB B] for

Amplitude Range: [10V] into [open]
Output: [enabled]
Output Mode: [normal]

CNTRL = [Clock] check for Mode: [Single Cycle]

PRGM = Program Page [Trigger Event] Assignment change:
On START execute [HILVL]

UPDATE > START

- 47. ECL-DAC-Gain Adjust A
 Connect OUTPUT A J702 to DVM using 50 kOhm load.
- 48. Adjust A70R409 for +5.000V +/- 15mV.
- 49. OUTPUT = Level [ARB A]
 change Output Mode: [complement].
- 50. Check for -5.000V +/-15mV.
- 51. Switch between normal/complement and adjust A70R409 for best symmetrical values. (If necessary switch between normal/complement and readjust A70R409 for +5V/-5V +/- 25mV.)
- 52. PRGM = Program Page [Trigger Event] Assignment
 Change: On START execute [LOLVL]

 UPDATE > START
 OUTPUT = Level [ARB A] Output Mode: [normal]
- 53. Switch between normal/complement and check for +5V/-5V +/-15mV.
- ECL-DAC-Gain Adjust B
 Connect OUTPUT B J703 to DVM using 50 kOhm load.

 Repeat step 46.
- 55. Adjust A70R709 for +5.000V +/- 15mV.
- 56. On Output Page [ARB B] change the Output Mode to [complement] and check for 5.000V +/- 15mV.
- 57. Switch between normal/complement and adjust A70R409 for best symmetrical value. (If necessary switch between normal/complement and readjust A70R709 for +5V/-5V +/- 25mV.)

Model 8175A Adjustments

Repeat step 52. Switch on OUTPUT Page [ARB B] between normal/complement and check for +5V/-5V +/-25mV.

59. Set both Output Modes to [normal].

A/B GLITCH REJECT

- 60. CNTRL = [Clock] change Mode to [Auto Cycle] DATA = Data [Format] Allocation, Duration: [fixed] Period: 0.1 [us] change: PRGM = Program Page [Trigger Event] Assignment **CONTINUOUS-Start [GLITH]** change: UPDATE > START
- 61. Glitch Minimizing A Connect OUTPUT A J702 to scope.
- 62. Adjust A70R471 for symmetrical glitches on signal.
- 63. Glitch Minimizing B Connect OUTPUT B J703 to scope.
- Adjust A70R771 for symmetrical glitches on signal.

A/B PULSE PERFORMANCE

- 65. OUTPUT change Level [ARB A]/[ARB B] into [50 Ohm]. Amplitude Ranges to [1V] DATA = Data [Format] Allocation, Duration: [fixed] change: Period: 0.5[us] PRGM = Program Page [Trigger Event] Assignment change: CONTINUOUS-Start [HILVL] STOP > UPDATE > START
- Overshoot / Transition Time Connect OUTPUT A J702/OUTPUT B J703 via 50 Ohm Feedthrough to scope.
- 67. Check for Rise/Fall time <= 13 ns.Check for Overshoot <= 5 %. Adjust A70C431/C529 for Output A and A70C731/C829 for Output B.
- 68. Repeat Rise/Fall time and Overshoot measurement when changing on Output Page [normal]/[complement] and the Amplitude Range to [200mV], [500mV], [10V] and [16V].

NOTE:

The "WARNING Data Limitation ARB X" means only that the hardware is unable to output levels outside certain limits.

The 8175A itself is not faulty!

Adjustments Model 8175A

ARB BOARD CALIBRATION VERICAL SOFTWARE [EEPROM] [WRITE]


69. With Power OFF remove the ARB BD. from the Service Connector and plug it into its normal position.

Reconnect the four 50 Ohm cables! W14 (yellow) Trigger B to J707, W8 (red) Trigger A to J706, W10 (blue) OUTPUT A to J702, and W11 (white) OUTPUT B to J703.

Turn Power ON.

Allow a 30 minutes warm-up period before starting the calibration program.

- 70. With the 8175A and the DVM connected via HP-IB to a Controller, start the Arbitrary Calibration Program (part of VERICAL Program).
- 71. After the calibration has been done, set the Jumper on the circuit side of the board A70 to its position: "PRT".



Model 8175A

Amplitude a	at fullsc	ale out	of adjustment	spec.	
Range:		annel:	Amplitude	Relerror	Adj.spec.
0.2V into	50 Ohm	Α	,219V	9.366%	5.53%
1.0V into	50 Ohm	В	1.062V	6.151%	5.53%
10.0V into	50 Ohm	В	10.608V	6.075%	5.53%
0.5V into	50kOhm	В	.525V	5.054%	4.48%
2.0V into	50k0hm	В	2.1300	6.496%	5.53%
20.0V into	50kOhm	₿	21.248V	6.242%	5.53%
Amplitude a	at fullsc	ale aft	er/EEPROM cali	bration.7	
			(
Range:	Ch	annel:	Amplitude	Relerror	Adj.spec.
0.2V into	50 Ohm	Α	,200V	033%	0.00%
0.5V into	50 Ohm	A	.501V	.127%	0.00%
1.0V into	50 Ohm	Α	.999V	081%	0.00%
2.0V into	50 Ohm	A	1.998V	111%	0.00%
5.0V into	50 Ohm	A	5.004V	.088%	0.00%
10.0V into	50 Ohm	A	9.992V	084%	0.00%
16.0V into	50 Ohm	Α	16.005V	.031%	0.00%
0.5V into	50k0hm	A	.500V	.094%	0.00%
1.0V into	50k0hm	Α	1.0000	012%	0.00%
2.0V into	50k0hm	A	2.003V	. 168%	0.00%
5.0V into	50k0hm	Α	4.995V	096%	0.00%
10.0V into	50k0hm	Α	10.016V	. 157%	0.00%
	50k0hm	A	19.990V	050%	0.00%
32.0V into		A	31.947V	165%	0.00%
	50 Ohm	В	.2000	073%	0.00%
		_			= - = - : :

.501V

.999V

1.9970

5.005V

9.983V

.500V

1.0010

2.004V

5.008V

9.982V

19.987V

31.960V

15.983V

0.00%

0.00%

0.00%

0.00%

0.00%

0.00%

0.00%

0.00%

0.00%

0.00%

0.00%

0.00%

0.00%

. 163%

-.132%

-.160%

.098%

-.167%

-.103%

-.038%

.079%

.179%

.164%

-.179%

-.064%

-.126%

Offset at OV amplitude after EEPROM calibration.

В

В

В

В

В

В

В

В

В

В

В

0.5V into 50 Ohm

1.0V into 50 Ohm

2.0V into 50 0hm

5.0V into 50 0hm

10.0V into 50 0hm

16.0V into 50 Ohm

0.5V into 50k0hm

1.0V into 50k0hm

2.0V into 50k0hm

5.0V into 50k0hm

10.0V into 50k0hm

20.0V into 50k0hm

32.0V into 50k0hm

Range:	Cł	hannel:	Normal	Complement	Adj.spec.
0.2V into	50 Ohm	Α	22mV	03mV	0.00mV
0.5V into	50 Ohm	A	22mV	.12mV	0.00mV
1.0V into	50 Ohm	Α	.15mV	-0.00mV	0.00mV
2.0V into	50 Ohm	A	-2.44mV	62mV	0.00mV
5.0V into	50 Ohm	Α	-2.48mV	.87mV	0.00mV
10.0V into	50 Ohm	A	1.23mV	34mV	0.00mV
16.0V into	50 Ohm	Α	1.05mV	.05mV	0.00mV
0.5V into	50kOhm	A	43mV	18mV	0.00mV
1.0V into	50k0hm	Α	43mV	.25mV	0.00mV
2.0V into	50kOhm	Α	.32mV	.01mV	0.00mV
5.0V into	50k0hm	A	-4.82mV	-2.43mV	0.00mV
10.0V into	50k0hm	A	-4.99mV	1.73mV	0.00mU
20.0V into	50k0hm	A	2.06mV	95mV	0.00mV
32.0V into	50k0hm	Α	1.12mV	2.59mV	0.00mV

0.2V	into	50 Ohm	В	10mV	21mV	0.00mV
0.5V	into	50 Ohm	В	24mV	.02mV	0.00mV
1.00	into	50 Ohm	В	57mV	30mV	0.00mV
2.00	into	50 Ohm	В	-1.38mV	-2.50mV	0.00mV
5.00	into	50 Ohm	В	20mV	07mV	0.00mV
10.00	into	50 Ohm	в	-6.06mV	-2.39mV	0.00mV
16.0V	into	50 Ohm	В	-2.51mV	7.92mV	0.00mV
0.5V	into	50kOhm	В	18mV	.50mV	0.00mV
1.00	into	50kOhm	В	48mV	.05mV	0.00mV
2.00	into	50kOhm	В	-1.14mV	41mV	0.00mV
5.00	into	50kOhm	В	-2.39mV	4.43mV	Ø.00mV
10.00	into	50k0hm	В	60mV	26mV	0.00mV
20.0V	into	50k0hm	в	-12.47mV	-4.76mV	Ø.00mV
32.0V	into	50k0hm	в	-2.01mV	-3.31mV	0.00mV

OPTION 002 (A70 Arb. Board)

REFERENCE DESIGNATOR	C D	H-P PART NUMBER	DESCRIPTION	REFERENCE DESIGNATOR	C D	H-P PART NUMBER	DESCRIPTION
A 70	9 08	175-66570	BD AY-ARBITRARY	A 70 C 417 A 70 C 418 A 70 C 428	8	0160-6080 0160-6080 0160-5736	C-F .068UF 50VD : C-F .068UF 50VD C-F 22PF 5% 100
A 70	08	175-66570	BD AY-ARBITRARY	A 70 C 430 A 70 C 431		0160-5736 0121-0467	C-F 22PF 5% 100 C-VAR 2.5-9PF
A 70 C 103 A 70 C 201 A 70 C 204 A 70 C 205 A 70 C 206	3 01 1 01 1 01	60 - 6080 60 - 5730 60 - 5746 60 - 5746 60 - 5746	C-F .068UF 50VD C-F 100PF 5% C-F 0.1UF 20% C-F 0.1UF 20% C-F 0.1UF 20%	A 70 C 442 A 70 C 443 A 70 C 449 A 70 C 450 A 70 C 460 A 70 C 461	1 6 1 6	0160-3873 0160-3097 0160-4389 0160-574- 0180-0223	C-F 4.7PF 200V C-F .47UF CE C-F 100PF 5% C-F 0.1UF 20% C-F 22UF 15V
A 70 C 207 A 70 C 208 A 70 C 209 A 70 C 210	1 01 1 01 1 01 1 01	60-5746 60-3097 60-5746 60-3097	C-F 0.1UF 20% C-F .47UF CE C-F 0.1UF 20% C-F .47UF CE	A 70 C 462 A 70 C 463 A 70 C 464 A 70 C 465	8 1 9 6	0160-6080 0160-4300 0160-5728 0180-0228	C-F .068UF 50VD C-F.047UF 100V C-F 1000PF 5% C-F 22UF 15V
A 70 C 251 A 70 C 252 A 70 C 254 A 70 C 255	1 01 1 01 1 01 6 01	.60-5746 .60-5746 .60-5746 .60-5746 .80-0228	C-F 0.1UF 20% C-F 0.1UF 20% C-F 0.1UF 20% C-F 0.1UF 20% C-F 22UF 15V	A 70 C 466 A 70 C 468 A 70 C 469 A 70 C 470 A 70 C 471	7 7 1 9	0160-5726 0160-5726 0160-5746 0160-5728	C-F 0.01UF 20% C-F 0.01UF 20% C-F 0.1UF 20% C-F 1000PF 5%
A 70 C 310 A 70 C 320 A 70 C 321 A 70 C 322 A 70 C 323	6 01 6 01 8 01	.80-0228 .80-0228 .80-0228 .60-6080 .60-6080	C-F 22UF 15V C-F 22UF 15V C-F 22UF 15V C-F .068UF 50VD C-F .068UF 50VD	A 70 C 472 A 70 C 474 A 70 C 475 A 70 C 476 A 70 C 477	6 9 6	0160-5728 0180-0228 0160-4465 0160-3456 0160-5750	C-F 1000PF 5% C-F 22UF 15V C-F .01UF 20% C-F 1000PF 1000 C-F 2 200PF 20%
A 70 C 324 A 70 C 325 A 70 C 327 A 70 C 328 A 70 C 340	8 01 8 01 8 01 5 01	80-0228 .60-6080 .60-6080 .80-1746 .60-6080	C-F 22UF 15V C-F .068UF 50VD C-F .068UF 50VD C-F 15UF 20V TA C-F .068UF 50VD	A 70 C 478 A 70 C 479 A 70 C 480 A 70 C 481 A 70 C 482	9	0160-4465 0160-3508 0160-5746 0160-5732 0160-5746	C-F 01UF 20% C-F 1 UF 50V C-F 0.1UF 20% C-F 150PF 5% C-F 0.1UF 20%
A 70 C 341 A 70 C 342 A 70 C 343 A 70 C 344 A 70 C 345	8 01 8 01 5 01 5 01	.60-6080 .60-6080 .80-1746 .80-1746	C-F .068UF 50VD C-F .068UF 50VD C-F 15UF 20V TA C-F .15UF 20V TA C-F .068UF 50VD	A 70 C 490 A 70 C 503 A 70 C 505 A 70 C 506 A 70 C 507	1 7 7	0160-5728 0160-3097 0160-5726 0160-5750 0160-3097	C-F 1000PF 5% C-F .47UF CE C-F 0.01UF 20% C-F 2200PF 20% C-F .47UF CE
A 70 C 346 A 70 C 350 A 70 C 351 A 70 C 352 A 70 C 353	8 01 8 01 8 01 8 01	60-6080 60-6080 60-6080 60-6080 60-6080	C-F .068UF 50VD C-F .068UF 50VD C-F .068UF 50VD C-F .068UF 50VD C-F .068UF 50VD	A 70 C 508 A 70 C 509 A 70 C 510 A 70 C 511 A 70 C 512	1 4 4 7 1	0160-3097 0160-5749 0160-5749 0160-5726 0160-5746	C-F 47UF CE C-F 4700PF 20% C-F 4700PF 20% C-F 0.01UF 20% C-F 0.1UF 20%
A 70 C 354	8 01 8 01 8 01 6 01	60-6080 60-6080 60-6080 80-0228 80-1746	C-F .068UF 50VD C-F .068UF 50VD C-F .068UF 50VD C-F 22UF 15V C-F 15UF 20V TA	A 70 C 513 A 70 C 514 A 70 C 515 A 70 C 516 A 70 C 517	1 1 1	0160-5746 0160-5746 0160-5746 0160-5746 0160-5746	C-F 0.1UF 20% C-F 0.1UF 20% C-F 0.1UF 20% C-F 0.1UF 20% C-+ 0.1UF 20%
A 70 C 361 A 70 C 362 A 70 C 363 A 70 C 364 A 70 C 365	8 01 8 01 8 01 8 01	160-6080 160-6080 160-6080 160-6080	C-F .068UF 50VD C-F .068UF 50VD C-F .068UF 50VD C-F .068UF 50VD C-F .068UF 50VD	A 70 C 518 A 70 C 519 A 70 C 520 A 70 C 521 A 70 C 522	1 1 1	0160-5746 0160-3097 0160-3097 0160-3097 0160-3097	C-F 0.1UF 20% C-F .47UF CE C-F .47UF CE C-F .47UF CE C-F .47UF CE
A 70 C 366 A 70 C 367 A 70 C 368 A 70 C 370 A 70 C 380	8 01 8 01 8 01 8 01	160-6080 160-6080 160-6080 160-6080 160-6080	C-F .068UF 50VD C-F .068UF 50VD C-F .068UF 50VD C-F .068UF 50VD C-F .068UF 50VD	A 70 C 523 A 70 C 524 A 70 C 528 A 70 C 529 A 70 C 531	5	0180-2778 0180-2778 0160-4380 0121-0524 0160-3872	C-F 220UF 35V C-F 220UF 35V C-F 1PF 200V C-V 1.5-4PF C-F 2.2 PF 200V
A 70 C 381 A 70 C 403 A 70 C 409 A 70 C 410 A 70 C 411	8 01 5 01 6 01 1 01	160-6080 160-5732 180-0228 160-5746 160-4386	C-F .068UF 50VD C-F 150PF 5% C-F 22UF 15V C-F 0.1UF 20% C-F 33PF 5% 200	A 70 C 538 4 70 C 540 A 79 C 541 A 70 C 542 A 70 C 703	9 7 9	0160-4381 0160-3508 0160-5726 0160-5736 0160-5732	C-F 1.5PF 200V C-F 1 UF 50V C-F 0.01UF 20% C-F 22PF 5% 100 C-F 150PF 5%
A 70 C 411		160-4386	C-F 33PF 5% 200	A 76 °C 709	6	0180-0228	C-F 22UF 15V

REFERENCE DESIGNATOR	C D	H-P PART NUMBER	DESCRIPTION	REFERENCE DESIGNATOR	C D	P PART NUMBER	DESCRIPTION
A 70 C 710 A 70 C 711 A 70 C 713 A 70 C 717 A 70 C 718	3 8	0160-5746 0160-4386 0160-4386 0160-6080 0160-6080	C-F 0.1UF 20% C-F 33PF 5% 200 C-F 33PF 5% 200 C-F .068UF 50VD C-F .068UF 50VD	A 70 C 842 A 70 C 907 A 70 C 908 A 70 C 909 A 70 C 910		0160-5736 0160-5746 0160-5746 0180-0228 0160-6080	C-F 22PF 5% 100 C-F 0 1UF 20% C-F 0 1UF 20% C-F 22UF 15V C-F 068UF 50VD
A 70 C 728 A 70 C 730 A 70 C 731 A 70 C 742 A 70 C 743	9 1 0	0160-5736 0160-5736 0121-0467 0160-4383 0160-3097	C-F 22PF 5% 100 C-F 22PF 5% 100 C-VAR 2.5-9PF C-F 6.8PF 200V C-F .47UF CE	A 70 CR3 A 70 CR4 A 70 CR5 A 70 CR200 A 70 CR201	9 9 5 5	1901-0535 1901-0535 1901-0535 1901-1068 1901-1068	DIO SCHOT HP231 DIO SCHOT HP231 DIO SCHOT HP231 DIO SCHOTTKY DIO SCHOTTKY
A 70 C 749 A 70 C 750 A 70 C 760 A 70 C 761 A 70 C 762	1 6 6	0160-4389 0160-5746 0180-0228 0180-2208 0160-6080	C-F 100PF 5% C-F 0.1UF 20% C-F 22UF 15V C-F 220UF10% 10 C-F .068UF 50VD	A 70 CR252 A 70 CR253 A 70 CR410 A 70 CR414 A 70 CR501	5 5 9 7	1901-1068 1901-1068 1901-0535 1901-0535 1901-0179	DIO SCHOTTKY DIO SCHOTTKY DIO SCHOT HP231 DIO SCHOT HP231 DIO SCHOT HP231
A 70 C 763 A 70 C 764 A 70 C 765 A 70 C 766 A 70 C 768	9 6 7	0160-4300 0160-5728 0180-0228 0160-5726 0160-5726	C-F 047UF 100V C-F 1000PF 5% C-F 22UF 15V C-F 0 01UF 20% C-F 0 01UF 20%	A 70 CR502 A 70 CR503 A 70 CR504 A 70 CR505 A 70 CR506		1901-0179 1901-0179 1901-0179 1901-0050 1901-0050	DIO SI 15V .75N DIO SI 15V .75N DIO SI 15V .75N DIO SW 80V 200M DIO SW 80V 200M
A 70 C 769 A 70 C 770 A 70 C 771 A 70 C 772 A 70 C 774	9	0160-5726 0160-5746 0160-5728 0160-5728 0180-0228	C-F 0 01UF 20% C-F 0.1UF 20% C-F 1000PF 5% C-F 1000PF 5% C-F 22UF 15V	A 70 CR510 A 70 CR511 A 70 CR710 A 70 CR714 A 70 CR801	1 9 9 7	1901-0535 1901-0535	DIO-1N4150 50V DIO-1N4150 50V DIO SCHOT HP231 DIO SCHOT HP231 DIO SI 15V .75N
A 70 C 775 A 70 C 776 A 70 C 777 A 70 C 778 A 70 C 779	6 7 9	0160-4465 0160-3456 0160-5750 0160-4465 0160-3508	C-F .01UF 20% C-F 1000PF 1000 C-F 2200PF 20% C-F .01UF 20% C-F 1 UF 50V	A 70 CR802 A 70 CR803 A 70 CR804 A 70 CR805 A 70 CR806	7 7 7 3 3	1901-0179 1901-0179 1901-0179 1901-0050 1901-0050	DIO SI 15V .75N DIO SI 15V .75N DIO SI 15V .75N DIO SW 80V 200M DIO SW 80V 200M
A 70 C 780 A 70 C 781 A 70 C 782	5 1	0160-5746 0160-5732 0160-5746	C-F 0.1UF 20% C-F 150PF 5% C-F 0.1UF 20%	A 70 CR810 A 70 CR811		1901-1098 1901-1098	DIO-1N4150 50V DIO-1N4150 50V
A 70 C 790 A 70 C 803 A 70 C 805 A 70 C 806 A 70 C 807	1 7 7	0160-5728 0160-3097 0160-5726 0160-5750 0160-3097	C-F 1000PF 5% C-F .47UF CE C-F 0.01UF 20% C-F 2200PF 20% C-F .47UF CE	A 70 J 11 A 70 J 12 A 70 J 702 A 70 J 703 A 70 J 706	2 8 8 8	1251-7799 1251-7799 1250-0543 1250-0543 1250-0543	3X32 PLUG 3X32 PLUG CONN RF M SM-SN CONN RF M SM-SN CONN RF M SM-SN
A 70 C 808 A 70 C 809	1	0160-3097 0160-5749	C-F .47UF CE C-F 4700PF 20%	A 70 J 707	8	1250-0543	CONN RF M SM-SN
A 70 C 810 A 70 C 811 A 70 C 812 A 70 C 813 A 70 C 813	7 1 1	0160-5749 0160-5726 0160-5746 0160-5746 0160-5746	C-F 4700PF 20% C-F 0.01UF 20% C-F 0.1UF 20% C-F 0.1UF 20% C-F 0.1UF 20%	A 70 K 200 A 70 K 201 A 70 K 400 A 70 K 401 A 70 K 501	0 9 9	0490-1546 0490-1546 0490-0670 0490-0670 0490-1546	RELAY 5 VDC 2A RELAY 5 VDC 2A RELAY 2C 5V RELAY 2C 5V RELAY 5 VDC 2A
A 70 C 815 A 70 C 816 A 70 C 817 A 70 C 818 A 70 C 818	1 1 1	0160-5746 0160-5746 0160-5746 0160-5746 0160-3097	C-F 0.1UF 20% C-F 0.1UF 20% C-F 0.1UF 20% C-F 0.1UF 20% C-F .47UF CE	A 70 K 503 A 70 K 700 A 70 K 701 A 70 K 801 A 70 K 803	9	0490-1546 0490-0670 0490-0670 0490-1546 0490-1546	RELAY 5 VDC 2A RELAY 2C 5V RELAY 2C 5V RELAY 5 VDC 2A RELAY 5 VDC 2A
A 70 C 820 A 70 C 821 A 70 C 822 A 70 C 823 A 70 C 824	1 1 1 5	0160-3097 0160-3097 0160-3097 0180-2778 0180-2778	C-F .47UF CE C-F .47UF CE	A 70 L 100 A 70 L 101 A 70 L 102 A 70 L 103 A 70 L 104	000	9170-0894 9170-0894 9170-0894 9170-0894 9170-0894	CORE MAGNETIC CORE MAGNETIC CORE MAGNETIC CORE MAGNETIC CORE MAGNETIC
A 70 C 828 A 70 C 829 A 70 C 831 A 70 C 838 A 70 C 840	7 1 0 8	0160-4380 0121-0524 0160-3872 0160-4381 0160-3508	C-F 1PF 200V C-V 1.5-4PF C-F 2.2 PF 200V C-F 1.5PF 200V C-F 1 UF 50V	A 70 L 105 A 70 L 201 A 70 L 202 A 70 L 203 A 70 L 204	3 5	9170-0894 9170-0029 9170-0029 5081-1973 9140-0114	CORE MAGNETIC FERRITE BEAD FERRITE BEAD INDUCTANCE 3BEA COIL-CHOKE 10 U
A 70 C 841		0160-5726	C-F 0.01UF 20%	A 70 L 251 A 70 L 252		9170-0029 9170-0029	FERRITE BEAD FERRITE SEAD

REFERENCE DESIGNATOR	C D		DESCRIPTION	REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION
A 70 L 253 A 70 L 400 A 70 L 401 A 70 L 402 A 70 L 410	5 7 3 7	9100-3149 9170-0029 9170-0029	INDUCTANCE 3BEA COIL 220UH 10% FERRITE BEAD FERRITE BEAD COIL 220UH 10%	A 70 Q 506 A 70 Q 507 A 70 Q 508 A 70 Q 509 A 70 Q 510	7 1 9		XSTR SI 2N2219A XSTR NPN 2N2222 XSTR SI 2N2219A XSTR 2N2905A PN XSTR SI 2N2219A
A 70 L 700 A 70 L 701 A 70 I 702 A 70 L 710 A 70 L 900	7 3 7 7	9170-0029 9100-3149	COIL 220UH 10% FERRITE BEAD FERRITE BEAD COIL 220UH 10% COIL 220UH 10%	A 70 Q 511 A 70 Q 512 A 70 Q 513 A 70 Q 514 A 70 Q 515	1 9 1	1853-0314 1854-0637 1853-0314 1854-0215 1853-0036	XSTR 2N2905A PN XSTR SI 2N2219A XSTR 2N2905A PN XSTR SI 2N3904 XSTR SI 2N3906
A 70 MP1 A 70 MP2 A 70 MP3 A 70 MP4 A 70 MP5	6 9 9 8 4	08175-04501 08175-01104 08175-01104 08175-01104 08175-21705 08175-26107	ARB-CASE HEAT SINK PA CH HEAT SINK PA CH BUSHING LONG PC PIN	A 70 Q 700 A 70 Q 701 A 70 Q 704 A 70 Q 801 A 70 Q 802	1 7 9	1854-0477 1854-0637 1854-0477 1854-0809 1853-0405	XSTR NPN 2N2222 XSTR SI 2N2219A XSTR NPN 2N2222 XSTR .2N 2369A XSTR SI 2N4209
A 70 MP204 A 70 MP254 A 70 MP501 A 70 MP502 A 70 MP505	0 0 0 3	1205-0037 1205-0037 1205-0037	HT SINK XSIR HT-SINK XSTR HT-SINK XSTR HT-SINK XSTR HT-SINK SGL	A 70 Q 803 A 70 Q 804 A 70 Q 805 A 70 Q 806 A 70 Q 807	2 9 1	1854-0354 1853-0218 1853-0314 1854-0637 1854-0477	XSTR SI NPN XSTR SI PNP XSTR 2N2905A PN XSTR SI 2N2219A XSTR NPN 2N2222
A 70 MP506 A 70 MP508 A 70 MP509 A 70 MP510 A 70 MP511	33333	1205 0329 1205-0329 1205-0329	HT-SINK SGL HT-SINK SGL HT-SINK SGL HT-SINK SGL HT-SINK SGL	A 70 Q 808 A 70 Q 809 A 70 Q 810 A 70 Q 811 A 70 Q 812	9 1 9	1854-0637 1853-0314 1854-0637 1853-0314 1854-0637	XSTR SI 2N2219A XSTR 2N2905A PN XSTR SI 2N2219A XSTR 2N2905A PN XSTR SI 2N2219A
A 70 MP512 A 70 MP513 A 70 MP710 A 70 MP711 A 70 MP712	3 7 7 7	1205-0329 1251-1556 1251-1556	HT-SINK SGL HT-SINK SGL SKT SGL-CONT SKT SGL-CONT SKT SGL-CONT	A 70 Q 813 A 70 Q 814 A 70 Q 815 A 70 Q 900 A 70 Q 904	9 1 2 7 2	1853-0314 1854-0215 1853-0036 1854-0477 1853-0036	XSTR 2N2905A PN XSTR SI 2N3904 XSTR SI 2N3906 XSTR NPN 2N2222 XSTR SI 2N3906
A 70 MP713 A 70 MP801 A 70 MP802 A 70 MP805 A 70 MP806	7 0 0 3 3	1205-0037 1205-0037	SKT SGL-CONT HT-SINK XSTR HT-SINK XSTR HT-SINK SGL HT-SINK SGL	A 70 R 1 A 70 R 2 A 70 R 3 A 70 R 4 A 70 R 5	99330	0757-0442 0757-0442 0757-0438 0757-0438 0757-0279	R-F 10K1% .125W R-F 10K1% .125W R-F 5.11K1% R-F 5.11K1% R-F 3.16K1%
A 70 MP808 A 70 MP809 A 70 MP810 A 70 MP811 A 70 MP812	33333	1205-0329 1205-0329	HT-SINK SGL HT-SINK SGL HT-SINK SGL HT-SINK SGL HT-SINK SGL	A 70 R 200 A 70 R 201 A 70 R 202 A 70 R 203 A 70 R 204	8 2 2 3 9	0698-3178 0757-0346 0698-3437 0698-3446 0698-4416	R-F 487 1% .125 R-F 10 1% .125W R-F 133 1% .125 R-F 383 1% .125 R-F 169 1% .125
A 70 MP813 A 70 Q 200 A 70 Q 201 A 70 Q 202 A 70 Q 203	1 -	1853-0218 1854-0344	HT-SINK SGL XSTR SI PNP XSTR SI PNP XSTR 1 26H2 200 XSTR 1 26H2 200	A 70 R 205 A 70 R 206 A 70 R 207 A 70 R 208 A 70 R 209	2	0698-3447 0698-3262 0698-3262 0757-0346 0757-0346	R-F 422 1% 1/8W R-F 40.2 1% R-F 40.2 1% R-F 10 1% .125W R-F 10 1% .125W
A 70 Q 204 A 70 Q 205 A 70 Q 206 A 70 Q 250 A 70 Q 251	7 7 9 2	1854-0477 1854-0477 1853-0281 1853-0218 1853-0218	XSTR NPN 2N2222 XSTR NPN 2N2222 XSTR SI 2907A XSTR SI PNP XSTR SI PNP	A 70 R 210 A 70 R 211 A 70 R 212 A 70 R 214 A 70 R 215	57955	0699-2000 0698-8812 0699-1999 0698-5965 0699-2000	R-F 154 1% R-F 1 1% .125W R-F 140 1% R-F 50 1% .5W M R-F 154 1%
A 70 Q 252 A 70 Q 253 A 70 Q 254 A 70 Q 400 A 70 Q 401	7 7 7 7	1854-0344	XSTR 1.26H2 200 XSTR 1.26H2 200 XSTR NPN 2N2222 XSTR NPN 2N2222 XSTR NPN 2N2222 XSTR SI 2N2219A	A 70 R 216 A 70 R 217 A 70 R 219 A 70 R 220 A 70 R 221	6 5 9 0	0757-0442 0698-3279	R-F 200 1% .125 R-F 499 1% .125 R-F 10K1% .125W R-F 4.99K1% R-F 4.99K1%
A 70 Q 404 A 70 Q 501 A 70 Q 502 A 70 Q 503 A 70 Q 504 A 70 Q 505	9 9 9 2	1854-0477 1854-0809 1853-0405 1853-0405 1853-0218 1853-0314	XSTR NPN 2N2222 XSTR .2N 2369A XSTR SI 2N4209 XSTR SI NPN XSTR SI PNP XSTR SI PNP XSTR 2N2905A PN	A 70 R 222 A 70 R 223 A 70 R 224 A 70 R 230 A 70 R 231 A 70 R 250	١.	0757-0273 0757-0280	R-F 6.04K1% R-F 3.01K1% R-F 1K 1% .125W R-F 76.8 1% R-F 140 1% R-F 487 1% .125

REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION	REFERENCE DESIGNATOR	C D	H-P PART NUMBER	DESCRIPTION
A 70 R 251 A 70 R 252 A 70 R 253 A 70 R 254 A 70 R 255	2 3 9	0757-0346 0698-3437 0698-3446 0698-4416 0698-3447	R-F 10 1% .125W R-F 133 1% .125 R-F 383 1% .125 R-F 169 1% .125 R-F 422 1% 1/8W	A 70 R 454 A 70 R 455 A 70 R 456 A 70 R 457 A 70 R 458	8 8 5	2100-3096 0699-0479 0698-6346 0698-6608 0698-6759	R-VAR 50K 10% R-F 2.234K .1% R-F 300.1% .125 R-F 23.5K.1% R-F 1.6K1% .125
A 70 R 256 A 70 R 257 A 70 R 258 A 70 R 259 A 70 R 260	1 1 2 2 5	0757-0346 0757-0346	R-F 40.2 1% R-F 40.2 1% R-F 10 1% .125W R-F 10 1% .125W R-F 154 1%	A 70 R 459 A 70 R 460 A 70 R 461 A 70 R 464 A 70 R 465	5 4 3	2100-0568 0698-8167 0699-0483 0757-0389 0698-3558	R-VAR 100 R-F 18K .1% .12 R-F 100K .1% .1 R-F 33.2 1% R-F 4.02K1%
A 70 R 262 A 70 R 264 A 70 R 265 A 70 R 266 A 70 R 270	95563	0699-1999 0698-5965 0699-2000 0757-0407 0699-2040	R-F 140 1% R-F 50 1% .5W M R-F 154 1% R-F 200 1% .125 R-F 76.8 1%	A 70 R 466 A 70 R 467 A 70 R 470 A 70 R 471 A 70 R 472	33393	0757-0438 0757-0389 0757-0438 2100-3502 0698-4444	R-F 5.11K1% R-F 33.2 1% R-F 5.11K1% R-VAR 200 10% R-F 4.87K1%
A 70 R 271 A 70 R 401 A 70 R 402 A 70 R 403 A 70 R 404	7 7 1	0699-1999 2100-3534 0698-4125 0757-0288 0757-0401	R-F 140 1% R-VAR 100 10% R-F 953 1% .125 R-F 9.09K 1% .12 R-F 100 1% .125	A 70 R 473 A 70 R 474 A 70 R 475 A 70 R 476 A 70 R 477		0757-0280 0757-0401 0699-1931 0699-1935 0699-1931	R-F 1K 1% .125W R-F 100 1% .125 R-F 45 0.1% 1/8 R-F 72 OHM 0.1% R-F 45 0.1% 1/8
A 70 R 405 A 70 R 406 A 70 R 407 A 70 R 408 A 70 R 409	10333	0698-7222 0757-0401 0698-7208 0698-7208 2100-2061	R-F 261 1% .05W R-F 100 1% .125 R-F 68.1 1% .05 R-F 68.1 1% .05 R-VAR 200 .5W C	A 70 R 490 A 70 R 491 A 70 R 492 A 70 R 501 A 70 R 506	1 5 5 8 7	2100-0568 0698-4529 0698-4529 0698-7196 0698-3440	R-VAR 100 R-F 226K1% 1/8W R-F 226K1% 1/8W R-F 21.5 2%.05W R-F 196 1% .125
A 70 R 410 A 70 R 412 A 70 R 413 A 70 R 420 A 70 R 421	6 0 5 2 2	0757-0283 0698-4409 0757-0399 0757-0346 0757-0346	R-F 2K1% .125W R-F 127 1% .125 R-F 82.5 1% .125 R-F 10 1% .125W R-F 10 1% .125W	A 70 R 509 A 70 R 510 A 70 R 511 A 70 R 512 A 70 R 513	6 7 5 7	0698-4421 0757-0440 0698-6533 0698-6533 0698-8060	R-F 249 1% .125 R-F 7.5K 1%.125 R-F 12.5K .1% R-F 12.5K .1% R-F 8.64K 1%
A 70 R 422 A 70 R 423 A 70 R 424 A 70 R 425 A 70 R 426	1 2 2 6	0757-0428 0757-0428 0698-4469 0698-4469 0757-0407	R-F 1.62K 1% R-F 1.62K 1% R-F 1.15K1% R-F 1.15K1% R-F 200 1% .125	A 70 R 514 A 70 R 515 A 70 R 516 A 70 R 517 A 70 R 518	9 1 0 0 7	0699-1204 2100-0568 0757-0443 0757-0443 0699-1864	R-F 649.1% .125 R-VAR 100 R-F 11K1% .125W R-F 11K1% .125W R-F 59 OHM .1%
A 70 R 427 A 70 R 428 A 70 R 429 A 70 R 430 A 70 R 431	7 9 9 7 4	0698-4422 0698-3442 0757-0442 0698-8820 0811-3750	R-F 1.27K1% R-F 237 1% .125 R-F 10K1% .125W R-F 4.64 1% .12 R-F 135 1% 3W	A 70 R 519 A 70 R 520 A 70 R 521 A 70 R 522 A 70 R 523	73333	0699-1864 0757-0280 0757-0280 0757-0280 0757-0280	R-F 59 OHM .1% R-F 1K 1% .125W R-F 1K 1% .125W R-F 1K 1% .125W R-F 1K 1% .125W
A 70 R 432 A 70 R 433 A 70 R 434 A 70 R 435 A 70 R 436	9	2100-0554 0698-3498 0698-3155 0757-0442 0757-0346	R-F 4.64K 1%.12	A 70 R 524 A 70 R 525 A 70 R 526 A 70 R 527 A 70 R 528	0	0757-0401 0757-0283 0757-0283 0757-0401 0699-0211	R-F 100 1% .125 R-F 2K1% .125W R-F 2K1% .125W R-F 100 1% .125 R-F 859.1% .125
A 70 R 437 A 70 R 438 A 70 R 439 A 70 R 440 A 70 R 441	9	0698-4422 0757-0407 0757-0442 0757-0444 2100-3252	R-F 1.27K1% R-F 200 1% .125 R-F 10K1% .125W R-F 12.1K1%.125 R-TRMR 5K 10%	A 70 R 529 A 70 R 530 A 70 R 531 A 70 R 532 A 70 R 533	3	0699-0211 0757-1022 0757-1022 0757-0751 0698-3429	R-F 859.1% .125 R-F 1.78K 1% R-F 1.78K 1% R-F 7.5K 1% .25 R-F 19.6 1%
A 70 R 443 A 70 R 444 A 70 R 445 A 70 R 446 A 70 R 447	4 9 9	2100-3296 0698-8827 0757-0442 0757-0442 2100-3096	R-VAR 1K 20% R-F 1M 1% .125W R-F 10K1% .125W R-F 10K1% .125W R-VAR 50K 10%	A 70 R 534 A 70 R 535 A 70 R 536 A 70 R 537 A 70 R 538	3 4 2	0698-3429 0757-0280 0698-3132 0698-3429 0698-3429	R-F 19.6 1% R-F 1K 1% .125W R-F 261 1% .125 R-F 19.6 1% R-F 19.6 1%
A 70 R 448 A 70 R 449 A 70 R 450 A 70 R 451 A 70 R 452	0 7 7	0698-8827 0757-0394 0698-8820 2100-3097 0698-6358	R-F 1M 1% .125W R-F 51.1 1% R-F 4.64 1% .12 R-VAR 100K 10% R-F 100K.1%	A 70 R 539 A 70 R 540 A 70 R 541 A 70 R 542 A 70 R 543	2 6 6	0757-0346 0757-0346 0699-0211 0699-0211 0757-0346	R-F 10 1% .125W R-F 10 1% .125W R-F 859.1% .125 R-F 859.1% .125 R-F 10 1% .125W
A 70 R 453	4	0699-0730	R-F 1M .1% .125	A 70 R 544	2	0757-0346	R-F 10 1% .125W

REFERENCE DESIGNATOR	C D	H-P PART NUMBER	DESCRIPTION	REFERENCE DESIGNATOR	C D	H-P PART NUMBER	DESCRIPTION
A 70 R 545 A 70 R 546 A 70 R 550 A 70 R 552 A 70 R 559	2 7 3	0757-0346 0757-0346 0698-7260 0757-0280 0698-3429	R-F 10 1% .125W R-F 10 1% .125W R-F 10K 1% .05W R-F 1K 1% .125W R-F 19 .6 1%	A 70 R 752 A 70 R 753 A 70 R 754 A 70 R 755 A 70 R 756	24688	0698-6358 0699-0730 2100 3096 0699-0479 0698-6346	R-F 100K.1% R-F 1M .1% .125 R-VAR 50K 10% R-F 2.234K .1% R-F 300.1% .125
A 70 R 560 A 70 R 561 A 70 R 562 A 70 R 563 A 70 R 564	2 2 2	0698-3429 0698-3601 0698-3601 0698-3601 0698-3601	R-F 19.6 1% R-F 10 5% 2W MO R-F 10 5% 2W MO R-F 10 5% 2W MO R-F 10 5% 2W MO	A 70 P 757 A 70 K 758 A 70 R 759 A 70 R 760 A 70 R 761	5 7 1 5 4	0698-6608 0698-6759 2100-0568 0698-8137 0699-0483	R-F 23.5K.1% R-F 1.6K1% .125 R-VAR 100 R-F 18K .1% .12 R-F 100K .1% .1
A 70 R 582 A 70 R 583 A 70 R 584 A 70 R 585 A 70 R 586	3 3 2	0699-0146 0757-0818 0757-0818 0699-0530 0699-0530	R-F 53.6 1% 10W R-F 825 1% 5W R-F 825 1% 5W R-F 61.11 .1% 1 R-F 61.11 .1% 1	A 70 R 764 A 70 R 765 A 70 R 766 A 70 R 767 A 70 R 770	ო∞ოოო	0757-0389 0698-3558 0757-0438 0757-0389 0757-0438	R-F 33.2 1% R-F 4.02K1% R-F 5.11K1% R-F 33.2 1% R-F 5.11K1%
A 70 R 588 A 70 R 590 A 70 R 591 A 70 R 701 A 70 R 702	3 3 7	0693-8258 0757-0280 0757-0280 2100-3534 0698-4125	R-F 247.5 1% R-F 1K 1% .125W R-F 1K 1% .125W R-VAR 100 10% R-F 953 1% .125	A 70 R 771 A 70 R 772 A 70 R 773 A 70 R 774 A 70 R 775	∞ ∾ ∾ ○ ∞	2100-3502 0698-4444 0757-0280 0757-0401 0699-1931	R-VAR 200 10% R-F 4.87K1% R-F 1K 1% .125W R-F 100 1% .125 R-F 45 0.1% 1/8
A 70 R 703 A 70 R 704 A 70 R 705 A 70 R 706 A 70 R 707	0 1 0	0757-0288 0757-0401 0698-7222 0757-0401 0698-7208	R-F 9.09K 1%.12 R-F 100 1% 125 R-F 261 1% .05W R-F 100 1% .125 R-F 68.1 1% .05	A 70 R 776 A 70 R 777 A 70 R 790 A 70 R 791 A 70 R 792	39155	0699-1935 0699-1931 2100-0568 0698-4529 0698-4529	R-F 72 OHM 0.1% R-F 45 0.1% 1/8 R-VAR 100 R-F 226K1% 1/8W R-F 226K1% 1/8W
A 70 R 708 A 70 R 709 A 70 R 710 A 70 R 712 A 70 R 713	3 6 0	0698-7208 2100-2061 0757-0283 0698-4409 0757-0399	R-F 68.1 1% .05 R-VAR 200 .5W C R-F 2K1% .125W R-F 127 1% .125 R-F 82.5 1% .125	A 70 R 801 A 70 R 806 A 70 R 809 A 70 R 810 A 70 R 811	8 7 6 7 5	0698-7196 0698-3440 0698-4421 0757-0440 0698-6533	R-F 21.5 2%.05W R-F 196 1% .125 R-F 249 1% .125 R-F 7.5K 1%.125 R-F 12.5K .1%
A 70 R 720 A 70 R 721 A 70 R 722 A 70 R 723 A 70 R 724	2 1 1	0757-0346 0757-0346 0757-0428 0757-0428 0757-0428	R-F 10 1% .125W R-F 10 1% .125W R-F 1.62K 1% R-F 1.62K 1% R-F 1.15K1%	A 70 R 812 A 70 R 813 A 70 R 814 A 70 R 815 A 70 R 816	5 7 9 1 0	0698-6533 0698-8060 0699-1204 2100-0568 0757-0443	R-F 12.5K .1% R-F 8.64K 1% R-F 649.1% .125 R-VAR 100 R-F 11K1% .125W
A 70 R 725 A 70 R 726 A 70 R 727 A 70 R 728 A 70 R 729	6 7 9	0698-4469 0757-0407 0698-4422 0698-3442 0757-0442	R-F 1.15K1% R-F 200 1% .125 R-F 1.27K1% R-F 237 1% .125 R-F 10K1% .125W	A 70 R 817 A 70 R 818 A 70 R 819 A 70 R 820 A 70 R 821	0 7 7 3 3	0757-0443 0699-1864 0699-1864 0757-0280 0757-0280	R-F 11K1% .125W R-F 59 OHM .1% R-F 59 OHM .1% R-F 1K 1% .125W R-F 1K 1% .125W
A 70 R 730 A 70 R 731 A 70 R 732 A 70 R 733 A 70 R 734	5 5	0698-8820 0811-3750 2100-0554 0698-3498 0698-3155	R-F 135 1% 3W R-V 500 10% .5W	A 70 R 822 A 70 R 823 A 70 R 824 A 70 R 825 A 70 R 826	0 6	0757-0280 0757-0280 0757-0401 0757-0283 0757-0283	R-F 1K 1% .125W R-F 1K 1% .125W R-F 100 1% .125 R-F 2K1% .125W R-F 2K1% .125W
A 70 R 735 A 70 R 736 A 70 R 737 A 70 R 738 A 70 R 739	2 7 6	0757-0442 0757-0346 0698-4422 0757-0407 0757-0442	R-F 10K1% .125W R-F 10 1% .125W R-F 1.27K1% R-F 200 1% .125 R-F 10K1% .125W	A 70 R 827 A 70 R 828 A 70 R 829 A 70 R 830 A 70 R 831	3	0757-0401 0699-0211 0699-0211 0757-1022 0757-1022	R-F 100 1% .12% R-F 859.1% .125 R-F 859.1% .125 R-F 1.78K 1% R-F 1.78K 1%
A 70 R 740 A 70 R 741 A 70 R 743 A 70 R 744 A 70 R 745	6 8 4	0757-0444 2100-3252 2100-3296 0698-8827 0757-0442	R-F 12.1K1%.125 R-TRMR 5K 10% R-VAR 1K 20% R-F 1M 1% 125W R-F 10K1% 125W	A 70 R 832 A 70 R 833 A 70 R 834 A 70 R 835 A 70 R 836	2 2 3	0757-0751 0698-3429 0698-3429 0757-0280 0698-3132	R-F 7.5K 1% .25 R-F 19.6 1% R-F 19.6 1% R-F 1K 1% .125W R-F 261 1% .125
A 70 R 746 A 70 R 747 A 70 R 748 A 70 R 749 A 70 R 750	6 4 0	0757-0442 2100-3096 0698-8827 0757-0394 0698-8820	R-F 10K1% .125W R-VAR 50K 10% R-F 1M 1% .125W R-F 51.1 1% R-F 4.64 1% .12	A 70 R 837 A 70 R °38 A 70 R 639 A 70 R 840 A 70 R 841	2 2 2	0698-3429 0698-3429 0757-0346 0757-0346 0699-0211	R-F 19.6 1% R-F 19.6 1% R-F 10 1% .125W R-F 10 1% .125W R-F 859.1% .125
A 70 R 751	7	2100-3097	R-VAR 100K 10%	A 70 R 842	6	0699-0211	R-F 859.1% .125

REFERENCE DESIGNATOR	CD		DESCRIPTION	REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION
A 70 R 843 A 70 R 844 A 70 R 845 A 70 R 846 A 70 R 850	2 2 2 2 7	0757-0346 0757-0346 0757-0346 0757-0346 0757-0346 0698-7260	R-F 10 1% .125W R-F 10 1% .125W R-F 10 1% .125W R-F 10 1% .125W R-F 10K 1% .05W	A 70 U 7 A 70 U 8 A 70 U 9 A 70 U 101 A 70 U 102	9 6	1820-1208 1820-1197 1820-1730 1820-2848 1820-2848	IC SN74LS32N IC SN74LS00N IC SN74LS273N IC MC10H116P IC MC10H116P
A 70 R 852 A 70 R 859 A 70 R 860 A 70 R 861 A 70 R 862	32222	0757-0280 0698-3429 0698-3429 0698-3601 0698-3601	R-F 1K 1% .125W R-F 19.6 1% R-F 19.6 1% R-F 10.5% 2W MO R-F 10.5% 2W MO	A 70 U 103 A 70 U 104 A 70 U 105 A 70 U 106 A 70 U 107	4	1820-3461 1820-3461 1820-3461 1820-3461 1820-3461	IC MC 10H115 P IC MC 10H115 P IC MC 10H115 P IC MC 10H115 P IC MC 10H115 P
A 70 R 863 A 70 R 864 A 70 R 882 A 70 R 883 A 70 R 884	22633	0698-3601 0698-3601 0699-0146 0757-0818 0757-0818	R-F 10 5% 2W MO R-F 10 5% 2W MO R-F 53.6 1% 10W R-F 825 1% .5W R-F 825 1% .5W	A 70 U 108 A 70 U 109 A 70 U 110 A 70 U 111 A 70 U 113	33330	1820-3577 1820-3577 1820-3577 1820-3577 1820-2849	IC DIG 10H186A IC DIG 10H186A IC DIG 10H186A IC DIG 10H186A IC MC10H131P
A 70 R 885 A 70 R 886 A 70 R 888 A 70 R 890 A 70 R 891	22533	0699-0530 0699-0530 0698-8258 0757-0280 0757-0280	R-F 61.11 .1% 1 R-F 61.11 .1% 1 R-F 247.5 1% R-F 1K 1% .125W R-F 1K 1% .125W	A 70 U 201 A 70 U 401 A 70 U 402 A 70 U 403 A 70 U 404	4 2 2	1826-0059 1826-1538 1826-0059 1826-0059 1858-0055	1826-1460 REPL. IC 10 BIT D/A 1826-1460 REPL. 1826-1460 REPL. XSTR ARY 14P-DI
A 70 R 910 A 70 R 911 A 70 R 912 A 70 R 913 A 70 R 915	60060	0757-0401 0757-0401 0698-6360	R-F 10K.1% .125 R-F 100 1% .125 R-F 100 1% .125 R-F 10K.1% .125 R-F 10 1% .125	A 70 U 405 A 70 U 406 A 70 U 409 A 70 U 410 A 70 U 412	9 1 7	1826-0059 1858-0075 1820-3400 1826-1284 1826-1284	1826-1460 REPL. XSTR ARY TO-116 IC MC 10 H 211 IC DAC 12 BIT IC DAC 12 BIT
A 70 R 916 A 70 R 917 A 70 RA1	0 8 8		R-F 100 1% .125 R-F 5K.1% .125W R-NETWORK 9X10K	A 70 U 414 A 70 U 415 A 70 U 601 A 70 U 603	7	1820-1730	IC LINEAR IC LINEAR IC SN74LS273N IC SN74LS175N
A 70 RA101 A 70 RA102 A 70 RA103 A 70 RA103	1 1 1	1810-0712 1810-0712	R-NETWORK 8 PIN R-NETWORK 8 PIN R-NETWORK 8 PIN R-NETWORK 8 PIN	A 70 U 604 A 70 U 605 A 70 U 609	7 8 9	1820-1195 1820-1112 1820-2111	IC SN74LS175N IC SN74LS74AN IC SN75468N
A 70 RA105 A 70 RA106 A 70 RA107 A 70 RA108	1 1 1	1810-0712	R-NETWORK 8 PIN R-NETWORK 8 PIN R-NETWORK 8 PIN R-NETWORK 8 PIN	A 70 U 610 A 70 U 701 A 70 U 702 A 70 U 703 A 70 U 704	4	1826-0059 1826-0059	IC SN75468N IC 10 BIT D/A 1826-1460 REPL. 1826-1460 REPL. XSTR ARY 14P-DI
A 70 RA110 A 70 TP401 A 70 TP402 A 70 TP403	6 6 3	1810-0229 0360-2264 0360-2264 1250-1918	R-NETWORK 7X330 TEST POINT TEST POINT TEST-JACK TEST POINT	A 70 U 704 A 70 U 705 A 70 U 706 A 70 U 709 A 70 U 710	9	1826-0059 1858-0075 1820-3400	1826-1460 REPL. XSTR ARY TO-116 IC MC 10 H 211 IC DAC 12 BIT
A 70 TP406 A 70 TP406 A 70 TP407	66 66	0360-2264	TEST POINT TEST POINT TEST POINT	A 70 U 712 A 70 U 714 A 70 U 715 A 70 U 904	7 7 7	1826-1284 1826-0616	IC DAC 12 BIT IC LINEAR IC LINEAR IC 1458
A 70 TP410 A 70 TP510 A 70 TP701	6 3 6	0360-2264 1250-1918 0360-2264	TEST POINT TEST-JACK TEST POINT	A 70 U 906		1826-0740	ANLG SW
A 70 TP702 A 70 TP703 A 70 TP704 A 70 TP705 A 70 TP706	63666	0360-2264 0360-2264	TEST POINT TEST-JACK TEST POINT TEST POINT TEST POINT	A 70 VR501 A 70 VR502 A 70 VR503 A 70 VR504 A 70 VR801	8 8	1902-3182 1902-3182 1902-1340 1902-1340 1902-3182	DIO 12.1V 5% .4 DIO 12.1V 5% .4 DIO ZNR 1N5355B DIO ZNR 1N5355B DIO 12.1V 5% .4
A 70 TP707 A 70 TP710 A 70 TP810	6 6 3	0360-2264 0360-2264	TEST POINT TEST POINT TEST-JACK	A 70 VR802 A 70 VR803 A 70 VR804	8	1902-3182 1902-1340 1902-1340	DIO 12.1V 5% .4 DIO ZNR 1N5355B DIO ZNR 1N5355B
A 70 U 1 A 70 U 2 A 70 U 3 A 70 U 4 A 70 U 5	42233	1820-2075 1820-1273 1820-1281 1820-1216	IC SN74LS245N IC SN74LS28N IC SN74LS139N IC SN74LS138N IC SN74LS138N	A 70 W 1 A 70 W 2 A 70 WRT	5 6 7	i e	CBL AY-SHLD 140 CBL AY-SHLD 430 PIN PROG JUMPER
A 70 U 6	8	1818-3387	IC D2817A				

25222 REGION CONTROL OF CONT R840 R841 R842 R843 R844 R846 R846 R846 900 44852 52025 25220 ಐಐಡಸ್ಟ್ರಪ್ಪ ಪಡಿಕಡಿಕ 80880 08882 86988 8648 2525g 5g52g R541 R546 R546 R552 R553 R560 R561 R561 R533 R534 R535 R535 R536 8538 8538 854 854 854 854 854 $rac{2}{2}$ DREF RAJ3 R270 R271 R401 R403 REF REF R2110 DES R2110 R 405 R 405 R 405 R 405 R 403 R 403 R202 R202 R203 R204 R204 R206 R206 R206 R206 R206 1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108
1.108 MP80 MP80 MP81 MP81 CR 20 \mathbb{R}^{6} gg regre crere eeses eeses eeses examp 59x8x cexex examp greez eeses eesex xxxxx $\frac{60}{8}$

I U 4 ш 5 - GSED + 08175-66570 (1)@ -{-354} LTRARY ∞ Æ 80 Œ R78 .⊤ Ŋ G

śervice

8-210

Model 8175A Service

SERVICE BLOCK 6 ARBITRARY W. G. BOARD

INTRODUCTION

In the following text the abbreviation "Arb." is used to refer to the Dual Arbitrary Waveform Generator. The main function of the Arb. Board (A70) is the generation of two amplitude independent analog signals - the arbitrary waveforms. These are derived from the data (and timing values) set by the user. The values are stored in appropriate memory on the Data Board (A40). On the Arb. Board, two output signals: Output A and Output B, together with the corresponding trigger outputs (TRIG OUTPUT and TRIG OUTPUT B), all determined from user settings, are produced under control of the MPU.

Block Theory

The Arb. Board comprises six functional blocks or sections. These are listed, together with a short explanation, below and can be identified by referring to the block diagram Figure 8-6-1. A table (Table 8-6-6) listing/explaining all the mnemonics used in this service block, is included at the end of theory section. In the detailed theory of operation the blocks are explained in the sequence as listed below.

Device Bus Interface. This interfaces between the MPU produced control signals and the Arb. Board.

Amplitude Range and Offset Control Circuitry. This produces the control voltages required by the Amplitude DAC and Offset Voltage Control Amplifier respectively.

Trigger Circuitry. This produces ECL or TTL (Trig) signals according to user requirements.

OUTPUT A D-A Conversion and Output Amplifier. This buffers and conditions the data (for Output A) input from the Data Board, feeds it to the fast D-A Converters and hence to the Power (Hf) Amplifier for offset addition and amplification. From here the output signal is fed, via a 20 dB attenuator and output relay, to the front panel OUTPUT A connector.

OUTPUT B D-A Conversion and Output Amplifier. As for Output A above.

Calibration Circuitry. This performs a calibration of the Amplitude and Offset DAC's each time a new level is set.

Detailed Theory of Operation

DEVICE BUS INTERFACE (Schematic 7A)

The device bus interface consists of two sub-blocks:

Rus Interface

Settings control, selection of Outputs A, B and TTL/ECL etc.

Bus Interface

The Bus Interface (comprising octal bus transceiver U1, NOR-Gates U2, decoders U3, U4, U5 and diodes CR3, CR4 and CR5) recognizes and activates the board access, decodes the addresses and latches the data. The 8 bit bidirectional data bus - HDD0 to HDD7, the 6 bit unidirectional address bus - HDA0 to HDA5, and the 5 bit unidirectional control bus are interfaced to this board via J11 (Device Bus).

Service Model 8175A

All inputs and outputs are TTL compatible. With LDBV low, the data and address on the device bus are valid. U3 is activated by the signals LCEN and LMHS via NOR-Gates U2 A and B. When HCL1 goes high and HCL2 goes low, diodes CR3, CR4 and CR5 are pulled low resulting in the Arb. Board identifying code number (for the CPU) of hexadecimal 70 being output to the CPU.

When HCL1 and HCL2 go low, bi-directional octal bus transceiver U1 is enabled. U1 is set to read mode by LRHW going low, Data D0 to D7 will then be transmitted to the HDD0 - 7 data bus. In write mode (LRHW = High), all incoming TTL Data (HDD0 - 7) is fed to the D Flip-Flops U9, U601, U603 and U604, to the control circuitry DAC's and also EEPROM U6.

Address Decoders U5 and U4, decode addresses 32 to 41. They provide the clock signals for the D Flip-Flops U9, U601 to U605, and the control signals for the DAC's U410/U412/U710/U712. Table 8-6-1 lists the Bus Interface control signals etc.

Table 8-6-1. Bus Interface Control Signals.

BD Adr.	Adr. #	IC/pin	Mnemonic	Signal
70	32	U5/15	HAVLA	Control U410/16
70	33	U5/14	HAVHA	Clock U604/9 Control U410/4,15
70	34	U5/13	HOVLA	Control U412/16
70	35	U5/12	HOVHA	Clock U605A/3 Control U412/4,15
70	36	U5/11	HAVLB	Control U710/16
70	37	U5/10	HALHB	Clock U603/9 Control U710/4,15
70	38	U5/9	HOVLB	Control U712/16
70	39	U5/7	ночнв	Clock U605B/11 Control U712/4,15
70	40	U4/15	LMBIT	Clock U601/11
70	41	U4/14	HEADS	Clock U9/11

Mnemonic explanations:

Hxxxx Lxxxx	High Level Low Level	xxxLx xxxHx	Low Byte High Byte	xMBIT xEADS	Mode Bit EPROM Address Setting
xAxxx	Amplitude	XXXXA	A Channel		Ţ
x0xxx	Offset	XXXXB	B Channel		
UU1/UU	Vornior				

Settings Control A/B (Schematic 7A)

This circuitry consists of D Flip-Flops U601 to U605 and Drivers U609 and U610. U601 latches the enable signals for the Trigger and the Outputs A and B. It also latches the control signals for normal/complement mode of A and B and TTL/ECL level selection of the Trigger outputs. U603 and U604 latch the signals for the attenuator relays of Outputs A/B. The initialisation of the control circuitry DAC's is also done via signals CTRLA (B) and LDORA(B) from U603 and U604. U609 and U610 drive all relays on the board. Selection of positive or negative offset for channel A or B is done via signals +/-A (U605/5) and +/-B (U605/9).

AMPLITUDE RANGE AND OFFSET CONTROL CIRCUITRY (Schematic 7B)

This section includes the DAC's U410, U412, U710, U712 the OP Amps U414 A, C, U415C and U714 A, and 715 B. They produce the Amplitude Range and Offset Control voltages for Outputs A and B. The DAC Reference voltages (+ and - 10 VREF) are also produced here (U904, Q900, Q904) and are switched by U906 under control of signals +/- A and B.

These DAC's are 12-Bit DAC's. Since the data bus is only 8 bits wide (D0 to D7), a two step data transfer is required. The required data is formatted as a right-justified 8 + 4 bit data block. (See Figure 8-6-2 for explanation).




Figure 8-6-2. 8 + 4 Bit Data Formatting.

Figure 8-6-3 shows the timing diagram for automatic transfer of 8 + 4 bit data to the DAC register. The first write cycle loads the first byte of data to the input register. The second write cycle loads the second byte of data to the input register automatically and transfers both bytes to the DAC register. The DAC output is also updated. Table 8-6-2 lists the various DAC control signals etc.




Figure 8-6-3. Automatic 8 + 4 bit Data Transfer.

Service

Table 8-6-2. DAC control signals etc.

	D A T A	B I T	H A V L	H A V H A	H O V L	H O V H A	H A V L B	H A V H B	H O V L B	Н О V Н В	L M B I
₩ LO#	DO	В1	х		· X		х		х		HENA
	D1	В2	х		х		х		х		HENB
	D2	в3	х		. x		х		х		HECL
В	D3	В4	х		. x		х		х		HENT
Y T E	D4	B 5	х		, x		х		х		N/CA
	D5	В6	х		×		х		х		-
	D6	В7	х		; x		х		х		N/CB
	D7	В8	Х		· x	• •	Х		х		-
	10	:	U410	U410	บ412	U412	U710	U710	U712	U712	U601
H I G H BY T E	DO	В9		х	•	х		x		×	
	D1	В10	••	х	• • •	х		х		х	
	D2	B11		х	·	х		x		х	
	D3	B12		х		х		х		х	
	D4	B13		L14DBA		+/-A		L14DBB		+/·B	
	D5	B14		L20DBA				L20DBB			
	D6	B15		LDORA				LDORB			
	D7	B16	••	CTRLA	: 			CTRLB			
	IC			U604		U605		U603		U605	

To ensure that the DAC's always start from a calibrated status, at 8715A power up the contents of the DAC registers are overridden by pulling the DF/DOR input (pin 5 of U410, 412, 710, 712) low. The CTRL input (pin 6) then determines whether the DAC register data is overridden by all 0s (Offset DAC, CTRL = low) or all 1s (Ampl. DAC, CTRL = high). (See Table 8-6-3).

The selection of a left or right-justified input data format is done by setting DF/DOR = high under control of the CTRL input. (See Table 8-6-3). For normal operation DF/DOR input must be held high.

Table 8-6-3. DAC Registers Contents Over-riding.

DF/DOR	CTRL	Function
Low Low High High	High Low	DAC register contents overridden by all Os (Offset DACs) DAC register contents overridden by all 1s (Ampl. DACs) Left-justified input data selected (not used) Right-justified input data selected

Figure 8-6-4 shows a simplified DAC circuit. The basic principles as described in the following apply to the Ampl. Range Control and Offset Control DACs apply to the circuits as used on the Arb. Board.




Figure 8-6-4. Simplified DAC Circuit.

The VRef terminal (pin 19 of the Ampl. DAC) is supplied with a negative reference voltage (positive or negative voltage for the Offset DAC's). The total current I_{in} is divided by two for each resistance path it meets (R-2R ladder structure), thus maintaining a constant current in each ladder leg independent of the switch state. By selecting any combination of the digital inputs, output currents between $1/4096\ I_{in}$ and $4095/4046\ I_{in}$ can be output. (See Table 8-6-4 for the relationship). The selected currents are then summed and given out as I_{out} at pin 1.

Service Model 8175A

Table 8-6-4. D to A Conversion Relationship.

	ry Num regis	ber in ter LSB	Analog Output, Vout
1111	1111	1111	- Vin ($\frac{4095}{4096}$) = -max.
1000	0000	0000	- Vin ($\frac{2048}{4096}$) = -1/2 Vin
0000	0000	0001	- Vin ($\frac{1}{4096}$) = -min
0000	0000	0000	ov

Amplitude Range Control A

The control signal (AVCA) is basically derived from the -10VRef and a multiplying factor. The factor is the decimal equivalent of the input to DAC U410, divided by 4096 (refer to Table 8-6-4). Quad. OP Amp. U414 inverts and scales the DAC output voltage. U414C then produces, with reference to signal VLA (+ 1,000 VRef), the reference voltage AVCA required by U401.

The control signal for B (AVCB) is produced in the same way by DAC U710 and OP Amp. U714 etc.

Offset Control A

The control signal (OVCA) is derived in a similar way to the Amplitude Control one. Basically, a 10 VRef (positive or negative selected via U906 as appropriate) is supplied to DAC U412. It is then scaled and converted by the DAC output buffer (U415C) and output as a signal of value between -/+ 7.8V.

Potentiometers R451 and R454 are used to adjust the gain and offset for the Offset control signal.

TRIGGER CIRCUITRY (Schematic 7C)

Two separate trigger signals are derived from data channels 0 and 2. The differential input signals are converted into single ended signals by U101 and latched via signal HLATCH into U113. These signals are amplified and level shifted to produce either TTL or ECL trigger signals. Thus is done under control of signal LECL via U201, and via the Trigger Output Amplifiers (Q200 to Q204 and Q250 to Q254).

Trigger Output A signal is fed to the front panel BNC connector J706 (TRIG OUTPUT A), Trigger Output B signal is connected to the rear panel BNC connector J707 (TRIG OUTPUT B).

CHANNEL A D-A CONVERSION AND AMPLIFICATION (Schematics 7D 7E 7F)

Data Conditioning (Schematic 7 D)

The DAC used here operates in a multiplying mode. The circuit operation is therefore somewhat different from that previously described (Ampl. Range Control etc.). All incoming differential ECL data-signals (Data 4 to 23) from connector J12 are converted into single ended signals by the line receivers U103, 104, 105. These signals are fed to the latches U108, U109 and synchronized via latch signals

Model 8175A Service

derived from HLATCH/LLATCH. The 10-bit data word (HDCA0-HDCA9) is then fed to the high speed DAC Converter U401.

D-A Convertion (Schematic 7E)

This data is converted to an analog signal between -0.5V to +1.0V (U401/18) by the 10-bit high speed DAC U401. As previously started, the DAC works in the voltage multiplying mode. The DAC output signal, based on reference voltage VLA, is determined by the digital input word and the Range Control voltage AVCA (applied to pin 22). Signal AVCA attenuates the DAC output voltage by a factor of 1/1; 1/1.25; 1/2 or 1/2.5.

Table 8-6-5 shows the significance of the attenuation factor of AVCA, together with 14 and 20 dB attenuators, in Amplitude Range selection.

Table	8-6-5.	Amplitude	Range	Selection.
-------	--------	------------------	-------	------------

AVCA ATT Factor		20dB Atten	Ampl.Range/Step	Off.Range/Step	Load	Max.Datasteps
1/1.25 1/2.5 1/1 1/2.5 1/2.5 1/2.5 1/1 1/2.5	Off Off On On Off On	Off Off Off Off On On	16Vpp/20mV 10Vpp/10mV 5Vpp/ 5mV 2Vpp/ 2mV 1Vpp/ 1mV 0.5Vpp/.5mV 0.2Vpp/.2mV	+/- 8V/20mV +/- 8V/10mV +/- 8V/ 5mV +/- 8V/ 5mV +/- 8V/ 1mV +/- 8V/.5mV +/- 8V/.5mV	50 Ohm 50 Ohm 50 Ohm 50 Ohm	800 1000+24 1000+24 1000+24 1000+24 1000+24 1000+24
1/1 1/2.5 1/1 1/2 1/2.5 1/1 1/2	Off Off On On Off On	Off Off Off Off On On	32Vpp/50mV 20Vpp/20mV 10Vpp/10mV 5Vpp/ 5mV 2Vpp/ 2mV 1Vpp/ 1mV 0.5Vpp/.5mV	+/-16V/50mV +/-16V/20mV +/-16V/10mV +/-16V/5mV +/-1.6V/2mV +/-1.6V/1mV +/-1.6V/.5mV	High Z High Z High Z High Z	1000+24 1000+24 1000+24

The bias control voltage source U405/Q404 is set to 0V (nominal GND) via R471 for Glitch minimizing. R409 enables the full-scale output current to be set as required.

Summing Amplifier (Schematic 7 E)

The normal signal (U401/18) and its complement (U401/19) can be interchanged via the normal/complement relay K400.

Normal and complement signals are added in the Summing Amplifier U404 (Transistor Quad.). This amplifier requires a constant current source U403/Q401 for better common mode rejection. The differental output of U404 is passed through a current mirror buffer stage (U406 Transistor Quad.) before being passed to the 14 dB pre-attenuator. This circuit effectively sums the differential output current and in so doing minimizes undesirable output offset and doubles the output current. Offset drift compensation is done by U414D.

HSA14A is the control signal for relay K401, which routes or bipasses the signal through the attenuator network. Refer to Table 8-6-5 for more information concerning attenuation and Amplitude Range etc.

Service Model 8175A

Output Amplifier

The main functions of the Output Amplifier are to amplify the signal from the Summing Amplifier/Preattenuator (AMPA) and add the required offset voltage. The amplifier is in principle an inverting operational amplifier (see Figure 8-6-5), with a voltage gain determined by the equation: GAIN = Rfb/Rin.

The main (Hf) Amplifier circuitry (Q501 to Q513) has offset voltages and currents which have to be compensated for by two additional operational Amplifiers. These are: Offset Current and Control Amplifier (U415A) and Offset Voltage Control Amplifier (U415D). The offset current error of the Hf-Amplifier's inverting input is compensated via the Offset Current Control Amplifier. It detects the potential at the virtual ground at the inverting input of the Hf-amplifier. This potential is then compared to ground, the Offset Current Control amplifier then supplies the necessary current via Rc to maintain zero difference.

U415D detects any undesired offset voltage at the Hf-Amplifier output via the feedback network k.Rin/k.Rfb, and compensates it via the non-inverting input of the Hf-amp.

Note: this feedback network must be adjusted to provide the same dividing factor as the Hf-Amplifier feedback network.

The Offset Control Signal (OVCA) (derived from the Offset Control circuitry) is fed to the Hf-Amplifier via the summing point of the Offset Voltage Control Amplifier. It is therefore possible to reduce the necessary offset current by a factor "k". "k" is the constant ratio between corresponding resistors in the Hf-amplifier and the Offset Voltage Control Amplifier feedback networks e.g. Rfb and k.Rfb. Figure 8-6-6 shows a simplified Hf -amplifier.




Figure 8-6-5. Simplified Output Amplifier.

Model 8175A Service




Figure 8-6-6. Hf Amplifier - Simplified Diagram.

The Hf Amplifier (Schematic 7 F)
The Hf-amplifier comprises three stages:
Input Q501/Q502
Voltage Gain Q503 to Q506
Output Q508 to Q513

Referring to Figure 8-6-6, the signal from the Summing Amplifier (AMPA) is applied to the inverting input of the Hf Amplifier where it is amplified by Q501, Q502 (common base amplifiers), CR501 and CR502 provide the required bias voltages. The offset signal (OVCA) is applied to the non-inverting input at the junction of CR501 and CR502, ensuring a constant reference point.

The output signals of this stage, produced across R524/R527 are applied to Q503 and Q504, the voltage gain stage input. These transistors operate as emitter followers and drive Q505 and Q506 to provide the actual voltage gain. The output stage consists of emitter followers Q508/Q510/Q512 and Q509/Q511/Q513 which decouple the low output impedance of Rout from the voltage gain stage.

The Hf Amplifier output is connected to R582/583/584 via R543/544/545/546 which form the 50 Ohm output impedance (Rout). HSA20A is the control signal to relay K501, which directs the signal path through the 20dB attenuator as necessary. The attenuator factor selected depends on the Amplitude range required etc. (See Table 8-6-5). Relay K503, under control of signal LENA enables the output to be enabled/disabled.

The same principles of operation apply for the circuitry associated with Output B. The schematics to be referred to are 7E,7G and 7H.

Service Model 8175A

CALIBRATION CIRCUIT (Schematic 7A)

This circuitry consists of devices U6, U7, U8, U9. To meet the correct output specifications for both outputs, they must be calibrated. Therefore the control words CTL1-112 for all Amplitude and Offset ranges are stored in the EEPROM U6. These words are determined during a special calibration routine during production test. The control words are read by the CPU each time a new level is set and are added to the Standard Settings of the Amplitude and Offset DACs.

ARB. BD. MNEMONICS EXPLANATION

Signals on the 8175A Arb. Board have been assigned mnemonics from which the active state and function of the signal can be determined. A prefix letter (H or L) is used to indicate the active state of the signal (using positive logic) and the remaining letters indicate its function.

Table 8-6-6. Mnemonics and Examples.

Mnemonic	Explanation
+/-A(B)	+/- offset sign switch channel A (B)
AVCA(B)	Amplitude Vernier Control Voltage Channel A (B)
AVCA(B) SENSE	Amplitude Vernier Control Voltage Channel A (B) Sense Line
CTRLA(B)	Control Lines DACs Channel A (B)
D0- 7	Data 0-7
EA0-7	EPROM Address 0-7
HAVHA(B)	High Amplitude Vernier High Byte Channel A (B)
HAVLA(B)	High Amplitude Vernier Low Byte Channel A (B)
HDA0-5	High Device Bus Address 0-5
HDATA0	High Data Trigger Line Channel A
HDATA2	High Data Trigger Line Channel B
HDATA4-23	High Data 4-23
HDCA(B) 0-9	High Data Channel A (B) 0-9 (0=LSB)
HDD0-7	High Device Bus Data 0-7
HEADS	High EPROM Address Setting
HECL / LECL	Set Trigger Outputs to ECL Level
HENA(B) / LENA(B)	Enables Output Channel A (B)
HENT / LENT	Enable Trigger Outputs
HLATCH	High Latch Signal
HOVHA(B)	High Offset Vernier High Byte Channel A (B)
HOVLA(B)	High Offset Vernier Low Byte Channel A (B)
HPSV	High Power Supply Valid
LCEN	Low Card Enable
LDBV	Low Device Bus Valid
LDORA(B)	Low Data Override Channel A (B)
LMBIT	Low Mode Bit
LMHS	Low Master/High Slave
LRHW	Low Read/High Write
L14DBA(B) / HSA14A(B)	Sets Attenuator 14dB Channel A (B)
L20DBA(B) / HSA20A(B)	Sets Attenuator 20dB Channel A (B)
N/CA(B) / LN/HCA(B)	Normal/Complement Switch Channel A (B)
OVCA(B)	Offset Voltage Control Line Channel A (B)
VLA(B)	Voltage Load Channel A (B)




Figure 8-6-1. Arb. Board Block Diagram 8-221

()

TROUBLESHOOTING ARB.

General

Should a fault be isolated to the Arb. Bd. (A70), the theory of operation should be read and understood before proceeding with troubleshooting in this area.



Instrument must not be operated without cover over power supply and fan areas.

Procedure:

With power OFF, unscrew and remove the four stand offs on the rear of the instrument. Remove cover top cabinet MP4. Remove cover bottom cabinet MP5, remove cover bottom MP8. Disconnect the four 50 Ohm cables which are connected to the Arb. board A70.

The cables are:

J707 (W14 yellow, shrink tubing) TRIGGER B, J706 (W8, red, shrink tubing) TRIGGER A, J702 (W10, blue shrink tubing) OUTPUT A and J703 (W11, white, shrink tubing) OUTPUT B.

Remove board A70 (use the supplied board extractors) and plug it into the test (service) connectors. These are accessed by removing cover top front MP9. Arb. Bd. case A70/MP1 can be removed for better troubleshooting.

Switch power ON. After a few seconds the System Page Configuration Menu should appear. If an error message is displayed, press any key to continue. If possible, recall Standard Setting.

1. First check with DVM that the Power Supply Voltages at the following TP's are correct.

```
TP + 24V
                     +24V
                                           +/-250 \text{ mV}
TP +15V
                     +15V
                                           +/-100 \text{ mV}
TP +10VRef
                     +10V
                                           +/-8 mV
TP +5V
                     +5V
                                           +/-50 \text{ mV}
TP-5V
                     -5.2V
                                           +/-50 \text{ mV}
TP-10VRef
                     -10V
                                           +/-8 mV
TP -15V
                     -15V
                                          +/-100 \text{ mV}
TP-24V
                     -24V
                                           +/-200 \text{ mV}
                     +1000V
TP404/704
                                           +/-1mV
```

2. Set 8175A as follows:

NOTE: UPDATE AFTER CHANGING FACH MENU


SYSTEM > CURSOR + = Arbitrary Generator (ARB)

IN MAIN DISPLAY.

CNTRL > CURSOR + = [Single Cycle] > NEXT = [Auto Cycle]
DATA > CURSOR + = Period 0.02 [us] > 1.00 [us]


a. DATA > NEXT = Data [Pattern/Level] Setup

Use MODIFY to set up the level values as shown:



EXEC

Use MODIEY to set up the level value as shown:



EXEC > UPDATE

OUTPUT > NEXT > enable ARB A, ARB B and TRIGGER.

Change the Amplitude Range to [500 mV] ? 200 mV

SYSTEM > NEXT > [store] in location [LOC1] > EXEC

b) DATA > NEXT = Data [Calculator] Page

[EDIT] [INSERT]

0 FOR IMS STEP IUS V CA/LF

1 (SIN (2*Pi*Tx*1000))

[End 60:T]

Parameter: FOR ARB A AND ARB B

Max. level: +100 mV
Min. level: -100 mV

[END_fara] [RUN]

DATA > NEXT = [Pattern/Level] Setup Use MODIFY to change level value.


mv
[END_Fara] [RMN] COMPLETES A PASSES ANNUNCIATOR

m/Level] Setup

warning SET DURATION VARIABLE IS DISPLAYED

elevel value.

[BLUE] [UPDATE] TO CLEAR ANNUNCIATOR



UPDATE CHANGE THE AMPLITUDE TO STORMY]
SYSTEM > [Store] in location [LOC2] > EXEC


(For detailed information on how to set up waveform modules etc., refer to Section 5A (Adjustments Arb.), 5-11 etc.


Connect Trigger Output A to Scope Trigger Input.

Measure with Scope via 10017A Probe signals at the TP's either with setting a or b.

Model 8175A Service

Scope Settings Ext. Trigger





Service Model 8175A

3. Amplitude Vernier Control Output A/B

Measure with DVM at TP410/710 the signal AVCA/AVCB.

The dc voltage depends on the calculated EEPROM correction value. Table 8-6-1 shows the dc voltage with EEPROM set to the defined status (EEPROM data = 128). See Adjustments.

Table 8-6-1.

	Ampl. Range	AVCA Att. Factor	ACVA/AVCB
into 50 Ohm	0.2 V 0.5 V 1 V 2 V 5 V 10 V 16 V	1/2.5 1/1 1/2.5 1/2.5 1/1 1/2.5 1/1.25	+ .120 V - 1.2 V + .120 V + .120 V - 1.2 V + .120 V 8 V
into open	0.5 V 1 V 2 V 5 V 10 V 20 V 32 V	1/2 1/1 1/2.5 1/2 1/1 1/2.5	100 V - 1.2 V + .120 V 100 V - 1.2 V + .120 V - 1.2 V

4. Current Mirror

To continue correct operation check the signal levels at U406, 407/10, 12 (emitters of transistor quad.) are identical.

Figure 8-6-1 shows the principle of the current mirror operation.




Figure 8-6-1. Current Mirror Principle.

5. Truth tables of control A/B signals

Table 8-6-2.

	Ampl. Range OutputA/OutputB	L14DBA L14DBB	HSA14A HSA14B	14dB Pre-Att. (K401/ K701)		HSA20A HSB20B	20dB Att. (K501/ K801)
into 50 Ohm	0.2 V 0.5 V 1 V 2 V 5 V 10 V 16 V	H H T H T T	H L H L	ON ON OFF ON OFF	L H H H	H H L L	ON ON OFF OFF OFF
into open	0.5 V 1 V 2 V 5 V 10 V 20 V 32 V	L H L L H H	H H L H L	ON ON OFF ON ON OFF	L L H H	H H L L	ON ON ON OFF OFF OFF

Table 8-6-3.

Output A/Output B	Signal	Status	Signal	Status	Relay	Status
normal/ complement	N/CA	H	LN/HCA	L H	K400	ON OFF
normal/ complement	N/CB	H L	LN/HCB	L H	K700	ON OF F
enable/ disable	HENA	H L	LENA	L H	К503	ON OF F
enable/ disable	HENB	H L	LENB	L H	K803	ON OFF
TRIGGER OUTPUTS						
ECL/ TTL	HECL	H	LECL	L H	K200	ON OF F
enable/ disable	HENT	H L	LENT	L H	K201	ON OF F
OFFSET					Switch	
A positive/ negative	+/- A	Ħ			U906/ 1,3	+10VRef -10VRef
B positive/ negative	+/- B	H L			U906/ 6,8	+10VRef -10VRef

6. Output Amplifier

The following hints will help to isolate a fault in the 8175A Output Amplifier A or B.

CAUTION

Do not operate without heat sinks A70MP2/MP3 installed on board.

If replacement of one of the transistors Q501-Q513/Q801-Q813 is necessary, first remove all heat sink securing screws, then plate and finally, if necessary, the transistor adaptors.

Do not attempt to remove a complete heat sink assembly i.e. plate and transistor adaptors together since damage to transistors will be likely.

Check voltage between CR501 and CR502 (CR801 and CR802). If it is fully negative (approx. -15V) check U415D, Q502, Q504 and Q506 (U715D, Q802, Q804 and Q806). If it is fully positive (approx. +15V) check U415D, Q501, Q503 and Q505 (U715D, Q801, Q803 and Q805).

If Q510, Q511 or Q512, Q513 (Q810-Q813) fail (emitter/collector short circuit) the 8175A regulated power supply rails will switch off. If it is necessary to replace any of the output stage transistors Q508-Q513 (Q808-Q813), check that CR505 and CR506 (CR805, CR806) are not defective.

If the Output A or B in pulse square wave has distored leading or trailing edges, and the input signal at TP403/703 is undistored, then make following test:

Set the 8175A to high output amplitude (16V, sym.) If leading edge is distored, check Q503/Q505 (Q803/Q805). If trailing edge is distored, check Q504/Q506 (Q804/Q806).

Model 8175A Service

7. Offset Vernier Control Output A/B

Set 8175A:

DATA > NEXT = Data [Pattern/Level] Setup

Use MODIFY to set up the level value to 0.000V for Address 0000 to 1023.

UPDATE

OUTPUT > change the load to [open] Change the Amplitude Range to [5V]. Change Offset as shown in Table 8-6-4.

Measure with DVM at U415C/8 for Offset A or U714B/7 for Offset B.


Table 8-6-4.

OFFSET A/B	U415/8 U714/7
+ 16 V + 10 V + 8 V + 5 V + 3 V + 1 V 0.00 V - 1 V - 3 V - 5 V - 8 V - 10 V - 16 V	- 7.8 V - 4.9 V - 3.9 V - 2.45 V - 1.47 V - 0.49 V 0.00 V + 0.49 V + 1.47 V + 2.45 V + 3.9 V + 7.8 V

The dc voltage depends on the calculated EEPROM correction value. Table 8-6-4 shows the dc voltage with EEPROM set to the defined status. All voltages are approx. values (+/-10%).

Due to high internal gain of the Output Amp. A or B, the voltage at its non-inverting input at CR501 and CR502 (CR801/CR802) varies by approx. only 5mV about 0V over the whole offset range. If the voltage is at either the max. positive or negative rail value (+ or -15V) then, either U415D/715D or the Amplifier is defective.


An offset error or failure can also be caused by a fault at U415A/715A, Q514, 515/Q814,815.




Model 8175A


€ 1

(1




.5.2v +5v -15v +15v GND	18 2/3	-	\$/2 81 18 5/2 81	
Ref. Des.	04.10 04.12	725	21.2	7000






BP in 160/240 2222222222 Resistor Value Voi tege Level Power 55555

Model 8175A





Model 8175A




Model 8135A

| Ref. Des. 5.2V +5V -15V +15V 640 | U415 | 11 6 |





(:



supersedes: None

HP MODEL 8175A DIGITAL SIGNAL GENERATOR

Serial Numbers: 2612G00416 and above

METRICATION OF THE OUTPUT AMPLIFIER HEATSINK

Problem

The heatsinks A70MP505-513 mounted to A70MP3 HEATSINK PA CH and A70MP805-813 mounted to A70MP2 HEATSINK PA CH are metric parts now.

There is a high probability that the English and metric hardware can be MIXED resulting in damaged hardware.

Solution

At any time an instrument is in for repair and parts (heatsink or screw) in the output heatsink assembly are to be replaced, make sure that you order the correct heatsink and/or screws.

Ordering information see next page.

MI/mi/WO

12/86-B1



Ordering information is as follows:

ENGLISH THREAD SIZES

Instruments	with S/N	2612G00415 and be	elow
A70MP505	1205-0329	HT-SINK SGL	(QTY 8)
to MP513	2200-0101	SCR-MACH 4-40	(QTY 8 in A70MP3)
A70MP805	1205-0329	HT-SINK SGL	(QTY 8)
to MP813	2200-0101	SCR-MACH 4-40	(QTY 8 in A70MP2)
	METRIC TH	IREAD SIZES	
Instruments	with S/N	2612G00416 and a	bove
A70MP505	1205-0662	HT-SINK	(QTY 8)
to MP513	0515-0652	SCR-MACH M3x4	(QTY 8 in A1MP3)
A70MP805	1205-0662	HT-SINK	(QTY 8)
to MP813	0515-0652	SCR-MACH M3x4	(QTY 8 in A1MP2)

SUPERSEDES:

None

HP MODEL 8175A DIGITAL SIGNAL GENERATOR

Serial Numbers: 2642G00715 and below

MODIFICATION TO INCREASE THE REALIBILITY OF THE

A / B AMPLITUDE VERNIER CONTROL CIRCUIT

Problem:

Excessive Temperature Drift and LF-Noise.

On the A 70 BD-AY ARB, Rev A or B (HP 8175A OPT 002 Arbitrary Waveform Generator) the DAC - SP9770B - A70 U401 / 701 (P/N 1826-1538) with date codes x8650x or x8716x causes on NON modified boards an excessive temperature drift and a LF-noise.

Replacing the DAC A70 U401 / 701 on a NOT modified REV A, B board with a NEW IC (P/N 1826-1538 with date code x8648x and above) will cause the same problems.

Solution:

Replace DAC A70 U401 / U701.

At any time an instrument with Serial Number 2642G00715 and below is in for repair and OPT 002 is installed and the date code of A70 U401 / 701 (P/N 1826-1538) is x8650x or x8716x, make sure the modification is implemented, the board is readjusted, and tested! See Procedure.

In case of replacing a def. A70 U401 / 701 on a REV A, B board and the date code of the new IC is x8648x and above, follow the same procedure.

Ml/mi/WA

12/87-B1



CAUTION

The boards in this instrument are sensitive to electrostatic discharge (ESD).

Please use standard ESD precautions whenever the unit's covers are removed!

- 1. With the 8175A switched OFF, unscrew and remove the 4 rear frame feed of the instrument.
- 2. Unscrew and remove the cover bottom cabinet (MP5) and the cover bottom (MP8).
- 3. Disconnect the 4 SMB-Cables from the A70 Bd-Assy ARB.
- 4. Remove the A70 board from its slot.
- 5. Check A70 board revision -> REV A, B, or C (REV C printed or labeled).

 REV C boards are modified and can be installed back in position!
- 6. Remove MP1 from Bd A70.
- 7. If on REV A, B boards the date code of U401 / 701 is x8648x and above and the board is not modified or you have to replace U401 / 701 with a new DAC (date code x8648x and above) do the following:

Refer to Figure 1. Board Layout and Figure 2. Schematic

Change:

R405 / R705

0698-7220

R-fix 215 Ohm 1%

R-fix 563 Ohm 1%

Open the connection from U414 pin 1 to R459 and or U714 pin 1 to R759

Insert (backloaded) R493 / R793 0698-7611 from U414 pin 1 to R459 / from U714 pin 1 to R759

- 8. Unscrew and remove cover top cabinet (MP4) and cover top front (MP9).
- 9. Plug the ARB board into the Service Connector on top of the Mother board.
- 10. Switch the unit ON and verify that the power up selftest message shows a "Power-Up Complete" indication, and shows on the System Page the Arbitrary Waveform Generator (ARB).
- 11. Follow the Adjustment procedure for OPT 002 Chapter 5, Para 5-11, step 1 to 6 of the O/S Manual OPT 002 (P/N 08175-90011).

In step 7. UAVC Gain A Adjustment.

Adjust A70 R459 for -0.8000V +/- 1mV.

Do steps 8. to 10.

In step 11. UAVC Gain B Adjustment.

Adjust A70 R759 for -0.8000V +/- 1mV.

The modifications do not influence steps 12. to 45.

Follow step 46. to 71.

- 12. Switch the unit OFF. Carefully re-assemble the instrument.
- 13. Switch the unit ON, and follow the Performance Test for OPT 002, Chapter 4 of the O/P Manual OPT 002 (08175-90016).

A70 BD AY ARBITRARY 08175-66570






Figure 2. Schematic 7B P/O A7Ø ARB BOARD Ø8175-6657Ø







MANUAL CHANGES

Manual for Model Number	8175A
Manual printed on	July 1985
Manual Part Number	,08175-90001

07/92

Make all ERRATA corrections.

Check the following table for your instrument serial prefix/serial number /EDC and make the listed changes to your manual.

New Item

Serial Prefix or Serial Number		Manual Changes	Serial Prefix or Serial Number		
ERRATA					
2520G00231	#001	1			
2520G00251	and above	1			
2520G00271	and above	2			
2612G00326	and above	3			
2612G00356	and above	4			
2612G00396	and above	5			
2612G00415	and above	6 7			
2612G00435	and above	, 8			
2612G00456	and above	9			
2642G00576	and above	. 10			
2642G00616	and above	11			
2642G00956	and above	12		P.	
2642G00996	and above	13			
2642G01036	and above and above	14			
2642G01116		15	Ì		
2642G01326	and above and above	16	İ		
2903G01446	and above	17			
2903G01506	and above	18	1		
2932G01606	and above	19			
2948G01646 2948G01706	and above	20			
2948G01706 2948G01726	and above	21			
2948G01726 2948G01766	and above	22			
2948G01766	and above	23			
2940001940	dia docto				
CHANGE TO E	DC LABELS ON BO	ARDS (X-3116)			
2948G01966	and above	24	ı		
2948G02146	and above	25	4		
2948G02176	and above	26			

JULY 1992 Number of Pages: 27 Page

Page 2

MODEL 8175A INDEX OF MANUAL CHANGES

_ 1					· · · · · ·		
A40	·					,	
A31							
A30			662				
A20		10701	R206,207 W1 U312,313	U210,211, U106,107, U109,111 W1 U108,110		R700 .	
A10						R29	
A2							A2 W1
A1							
FRAME					MP11		
MISCELLANEOUS	Page 6-8,6-9, 6-10,6-12 6-18,6-19 6-21,7-8, 8-25,8-29, 8-55, 8-128/129 8-142, 8-142, 8-159, 8-162	Page 6-11	Page 6-10/11	page 6-10			
NANUAL	ERRAPA	-	2	3	4	9	7

MODEL 8175A INDEX OF MANUAL CHANGES

FRAME
A6 12
MP4 - 7, MP60,41, MP48,59, MP49,51, MP50,52
·

MODEL 8175A INDEX OF MANUAL CHANGES

				- 19				
A40	U185,186 U187,188, U189				0140,141 0153,154, 0155,156, 0157,158, 0142,143	,		
A31				. !!				
А30	ນອ,10,30,3							
A20								
A10		CR5	R29, U8	: : : s		C55	CR1, S1	·
A2				ON BOARD				
A1				(X-3116) ON BOARDS !				
FRAME	:						A10	
MISCELLANBOUS				CHANGE TO EDC LABEL				
MANUAL	70	22	23		24	25	79	-

ge

MODEL 8175A INDEX OF MANUAL CHANGES

		· · · · · · · · · · · · · · · · · · ·				
A50	C7,8,12,16,17,21,24 C26 thru 32 C34 thru 37 C40,41,42 C44	R800	C207,217,227,237	C7,8,12,16,17,21,22 C24,26,27,28,29-32, C34-37,41,42	i	
FRAME					ON BOARDS ! !	
MISCELLANEOUS	Page 6-18		Page 6-19		CHANGE TO EDC LABELS (X-3116)	·
MANUAL	2	Я	5	17	CHANGE TO	

MODEL 8175A

(OPTION 001) INDEX OF MANUAL CHANGES

	·		: : :	
A50 Option 001	C7thru12 C16thru32 C34,35,36, C37,40,41,42 C46thru60	C7-12,16-32, C34-37,40-42, C46-60	16) ON BOARDS !	
FRAME			BELS (X-31	
MISCELLANEOUS	Page 6-19/6-20		CHANGE TO EDC LABELS (X-31	
MANUAL	-	17	CHAN	

ERRATA

Make all ERRATA corrections

Since the Operating and Programming manual (08175-90006) can be separately ordered, it has its own Errata sheet (covering sections 1 to 4). This suplement covers errata and/or manual changes for sections 5 to 8 (service sections) only.

General point: Referring to Section 8 of the 90001 manual, some copies have the layout diagrams inserted (incorrectly) behind the corresponding registers instead of after. This can be easily checked and rectified.

Change the Part Numbers/Descriptions etc. of the following components: Page 6-8:

0160-3097 A10 C55 08175-88701

DIODE KIT A10 CR18 DIODE KIT 08175-88701 A10 CR19

Page 6-9:

CONN POST TP SKT 1251-0628 Add: A10 TP1 (CD=2)

TEST POINT 0360-0535 A10 TP2-12 to: Change

Page 6-10:

MOUNTING STUD A20 MP1 (CD=3) 0380-0643 Add:

> MP2 Change M 246 to read:

Change following details of A20 U406 - 413 to read as shown:

IC TMS 4164-15NL 1818-3483

Page 6-12:

Add:

DUST COVER 1252-0220 A30 MP14 Add:

Change following details of A40 W1 - W5 to read as shown: Page 6-18:

JUMPER 1258-0124

JUMPER 1258-0124 W6,W7,W8

Add a * in front of W1.4.5.6 and 8 and a corresponding note to indicate that these

jumpers are not necessarily installed on all A40 boards.

Change following details of A50 R103 to read as shown: Page 6-19:

R-F 316 1% .125W 0698-3444

Change following details of A50 W1 to W3 to read as shown: Page 6-21: **JUMPER** 1258-0124

Add a * in front of W1 and W3 (indicates installed as required).

At end of second to last paragraph, change last line details to read: "_delay circuit Page 7-8: (schematic 51D)."

Page 8-25: Waveform photos for TP 10 and 9, change "IV/DIV" to read: "0.5V/DIV".

Page 8-29: Add the title: "Table 8-1-2" below left hand table.

Page 8-55: Towards end of the first paragraph, details should read: "...of U210 (HF0-HF5)".

Pages 8-128/129:

For both cases where signals are to be compared with TP16 signal, the menu required

should read:

"Control Page (PAR) [Clock]".

Page 8-142: In the Grid Locator list add a * (indicates installed as required) in front of W1, W4,

and W5. Delete the * in front of W7.

Page 8-148: In the middle paragraph which starts "The shift registers U25/U26...", change text in

the appropriate sentence so that it reads as follows:

"The control circuit is initialized with signal HADDS, signal LTIMELOAD1 stops the

control circuit and shift register for the timing duration."

Page 8-159: Referring to the lower photo and corresponding test settings,

change "Delayed" to "Mixed" and change photo reference from "U11/12" to U14/2".

Page 8-162: Referring to the lower photo and corresponding test settings, the settings should read

as follows:

"...Width 500ns, Ampl. +2V, Delay min, TT min, Offset OFF, Norm+)

Scope settings: 2us/Div, 0.05V/Div"

Page 6-4: Figure 6-1, 8175A Mainfraim Parts change in the picture where the

frame Parts are shown W9 Yell To W14 Yell.

Page 6-5: ADD: W14 08175-61611 CBL SMB/BNC

Page 6-5: Change to read: MP2 08175-00138 BRACKET MID

ADD to SECTION 8 SERVICE:

8-20 POD INFORMATION

8-21 In the case of isolating a foult down to a POD, Input or Output POD, take the info given in Table 8-3 to order the correct POD replacement.

Table 8-3. Index of POD's

MODEL NO	Replaceable P/N
HP 15461A ECL POD	15461-69601
HP 15462A TTL/CMOS POD	15462-69601
HP 15463A TRIGGER POD	15463-68701
HP 15464A TIL POD	15464-69601
	1

8-22 ACCESSORIE INFORMATION

8-23 Table 8-4 shows the replaceable part numbers of the available Accessories.

Table 8-4. Index of Accessories

MODEL NO	Replaceable P/N
HP 15408A HP 15409A HP 15410A	15408-68701 15409-68701 15410-68701
HP 15411A	15411-68701
HP 15415A	15415-68701
HP 15429A	15429-68701

On Page 6-19, change the Table of Replaceable Parts to read:


A50 J9,10


1251-7799

Conn-Post-TP-HDR

ERRATA (Con+)

On Page 8-167, change Schematic and Grid Locator to read:







RA			VOLTAGE LEVEL	RESISTOR VALUE
43 51	10	1 1	-5.2V +5V	10 PIN 160/240 9X10K

REF.DES.	-5.20	+5٧	-15V	+15V	GND
U84	8				1.16
U92		16			8

DELETE U91


On Page 8-169, change to read:






RA	GND PIN	POWER PIN	VOLTAGE LEVEL	RESISTOR VALUE
20 21 22 23 24 25 26 27 39 41 42 52	8 10 10 8 10 10 10 10 10 10	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	-5. 2V -5. 2V	9P IN168/248 10P IN168/248 8P IN168/248 8P IN168/248

REF.DES.	-5. 2V	+5٧	-157	+157	GND
U79 U8Ø U81	8 8 8				1, 15, 16 1, 16 1, 15, 16






On Page 8-171 change to read:

RA	GND PIN	POWER PIN	VOLTAGE LEVEL	RESISTOR VALUE
11 28 29 30 31 32 33 35	1Ø 8 8 1Ø 8 1Ø 1Ø 8	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	-5.2V -5.2V -5.2V -5.2V -5.2V -5.2V -5.2V	10PIN160/240 8PIN160/240 8PIN160/240 10PIN160/240 8PIN160/240 10PIN160/240 10PIN160/240 8PIN160/240 10PIN160/240
36 37 38 54	8 10	1 1 1	-5.2V -5.2V -5.2V	8PIN160/240 8PIN160/240 10PIN160/240

DELETE RA34

On Page 8-173, change to read:



On Page 8-175, change to read:

RA	GND PIN	POWER	VOLTAGE LEVEL	RESISTOR VALUE
42	8	1 1	-5.2V +5V	8PIN160/240 9X10K

4E

On Page 8-108, : change C95 to read C99 change C99 to read C95

MANUAL CHANGE 1

On Page 6-11, change the Table of Replaceable Parts to read:

A20 U701

1820-3911


IC 9513A

OPTION CO1

On Page 6-19, 6-20, change the Table of Replaceable Parts to read:

	A50	08175 – 665 5 3	BD AY TIMING
	A50 C7thru12 C16thru32 C34,35,36 C37,40,41, C42 C46thru60	0160-4835	C-FXD 1Uf 50V
	A50 C44	0160-3456	C-FXD 1000Pf 1000 V
DELETE:	A50 R801		
ADD:	A50 R336 thru R399	0757-0447	R-FXD 12.1K 1%

On Page 8-209, change Schematic 52D as shown:



Change all 32 circuits als shown.

NODEL 8175A

shown

as

Ţ

MANUAL CHANGE 2

On Page 6-10/11, Replaceable Parts List:

ADD: A20 R206

0757-0416

R-FXD .511

R207

W1

8159-0005

JUMPERWIRE

DEL: A20 U312

A20 U313

On A20 Schematic, Page 8-95:

ADD: R206 is connected from U209 Pin 16 to +5V

R207 is connected from U209 Pin 7 to +5V

W1 is connected between +5V to Pin 27 of U 106,107,108,109,110,111, 210,211

On Page 6-18, change the Table of Replaceable Parts to read:

A50 C 7,8,12,16,17,

C 21,22,24,26,

C 27,28,29,30,

0160-4835

C-FXD .1UF 10% 50V

C 31,32,34,35,

C 36,37,40,41,42

A50 C44

0160-3456

1000 PF 1000 V

DEL:

A50 C 9,10,11,18,19,

C20,23,25

A50 R 801

A50 C4,5

Delete the same parts on Page 8-178 A50 BD LAYOUT.

On Page 6-11, change the Table of Replaceable Parts to read:

A30 C99

0160-4493

C-FXD 27PF 5% 200V

MANUAL CHANGE 3

On Page 6-5, change the Table of Replaceable Parts to read:

A20

08175-66524

BD AY CPU BD

On Page 6-10, change the Table of Replaceable Parts to read:

A20	U210	08175-13710	E-PROM 1
A20	U211	08175-13711	E-PROM 2
A20	U106	08175-13712	E-PROM 3
A20	U107	08175-13713	E-PROM 4
A20	U109	08175-13715	E-PROM 6
A20	U111	08175-13717	E-PROM 8

ADD: A20 W2

8159-0005


JUMPERWIRE

DEL:


A20 W1

A20 U108,110

Change Schematic "B to read (Page 8-95):



On Page 8-42, Schematic, change to read:



On Page 8-83 step d) ROM S.A. Test change to read:

Set the switch on the "MMU-ET" 08175-66523 as shown Signature Analyzer settings/Connection points on A20 CPU BD:

start to TP "Cs" (ROM pin 20) of the ROM which will be measured

stop or U211 pin 27 (HPA19)

CLOCK U211 pin 22 (LOER)

 $\frac{\text{NOTE:}}{\text{"CS"}}$ Verify that reading at +5V is 3U9F whith START on "CS" of U210.

Check signatures of ROM's against the following table:

ROM S.A.

IC on Schematic 2B

pin	υz	210	U2	211	U.	106	บบ	7	נט	.09	נוט	11
	ST	OP'_	_/_ S ^r .	TOP _	S	TOP	ST	OP~_	_/- Sī	TOP_	_/_ST	OP~_
12 13 15 16 17 18	PP3H 26U8 2F9P HFFU F65C 0631 P379 133H	4HH6 2782 8413 F27P 9HU5 FC93 052P F3C7	2P99 3198 4UP6 2FH9 F857 A304 AU1H 3045	C95C CFH2 CF19 FA0U C987 A95A 7H42 C8CU	43AU 7PC9 U82A C282 ACA2 0F38 3147 P30A	3H4F 5P57 AF4P 79AU 1A2A 3FP0 F234 367A	2709 5684 34C0 45H8 PAHU 3PH6 1CH4 9FFC	35C5 7HC9 67C4 C7HH 3P1F 2PF2 H229 H46A	P427 37UU 7U9C 20U3 6074 5FC0 CH2P A55P	2U4U 6U7H 4208 C327 70C2 7CP6 H20H 3A90	H9H5 13UH 8CF5 F861 C624 1F67 6298 36UU	A10C 18A5 457P 54P6 269F AC9A 9291 405P

On Page 6-11, change hte Table of Replaceable Parts to read:

A20 U701

1820-2604

IC 9513

On Page 6-5, change the Table of Replaceable Parts to read:

W10 W11 08175-61620 08175-61621 CABLE AY

8175A On Page 6-18, change the Table of Replaceable Parts to read:

8175A#001 On Page 6-19, change the Table of Replaceable Parts to read:

A50 R800

0698-3605

R-FXD 120 OHM 5%

MANUAL CHANGE 4

On Page 6-5, change the Table of Replaceable Parts to read:

MP11

08175-40203

0757-0346

FRONT PANEL

MANUAL CHANGE 5

On Page 6-19, Replaceable Parts List, add:

A50 R207,


R217,

R227,

R237

R-FXD 10 1% .125W

On Schematic, Page 8-207, add:



MANUAL CHANGE 6

On Page 6-8, change the Table of Replaceable Parts to read:

A10 R29

0698-3518

R-FXD 7.32 KOHM 1%

On Page 6-10, Replaceable Parts List:

Del: A20 R700

MANUAL CHANGE 7

On Page 6-5, change the Table of Replaceable Parts to read:

A2

08175-66504

BD-AY KEY

On Page 6-7, change the Table of Replaceable Parts to read:

A2 W1

08175-61622

CBL AY

MANUAL CHANGE 8

On Page 6-13, change the Table of Replaceable Parts to read:

A30	R120	0698-4409
A30	R121	0757-0399
A30	DL2	1810 – 0919


R-FXD 127 1% R-FXD 82,5 1% Delayline 13ns

MANUAL CHANGE 9


On Page 6-5, Replaceable Parts List, change to read:


	MP2	08175-00138	BRACKET MIDDLE
	MP12	08175-00638	SHIELD FAN
	B1,2	3160-0510	FAN
ADD:	A10 J4	1251-4246	CONN. 3-PIN (Page 6-8)
	A5	08175-66505	BD AY CONTROL
	A6	08175-66506	BD AY SENSOR

On Fage 8-12, Component Layout, add:



ADD: Component Layout & Schematic 08175-66505 & 08175-66506:





REF	GRID	REF	GRID	REF	GRID
DES	LOC	DES	LOC	DES	FOC
CI	Bl	RI	Al	VRI	Bl
C2	D2/3.	R2	A2		
C3	B3	R3	B2	WI	Al
C4	CI	R4	Al	W2	A2
C5	DI	R5	Αl		
CRI	Cl	R6	A2		
CR2	B2/3	R7	B1/2		
CR4	B2/3	R8	A3		
CR5	B2/3	R9	B3		
CR6	B1/2	R10	В3		
ון וו	A2	RII	A2		
J2	D2	R12	A3		
J3	D2/3	R13	Al.		
l		R14	Bi		
KI	C2		ъ.		
t		UI	DI		
LI	C2	U2	Al		
1		U3	B2		

Add:
Repl.-PartsList

	08175-66505	BD AY-CONTROL	A6	08175-66506	BD AY-SENSOR
REFERENCE	C H-P PART	DESCRIPTION	REFERENCE	C H-P PART D NUMBER	DESCRIPTION
DESIGNATOR	D NUMBER		J 1	2 1251-5389	CONN-POST-TP-BD
C 1	3 0180-1794 6 0180-0301	C-F 22UF 35V C-F 5UF 50V AL C-F 1UF 35V	RT1	8 0853-0059	SENSOR-TEMP.
C 2 C 3 C 4 C 5	3 0180-0291 3 0180-1794 5 0180-0582	C-F 22UF 35V C-F 270UF 40V	W 1	8 8150-0449 6 8150-0447	WIRE 24 RED WIRE 24 BLK
CR1 CR2 CR4 CR5 CR6	8 1901-0732 1 1901-1098 1 1901-1098 1 1901-1098 1 1901-1098	DIO PWR 1KV 1A DIO-1N4150 50V DIO-1N4150 50V DIO-1N4150 50V DIO-1N4150 50V			
J 1 J 2 J 3	7 1251-5384 8 1251-4246 8 1251-4246	CONN 3-PIN N CONN-3 PIN CONN-3 PIN			
К 1	1 0490-1232	RELAY 1C 24V			
L 1	7 08175-61106	CHOKE 2X1.3mH	H		
R 1 R 2 R 3 R 4 R 5	0 0757-0401 9 0757-0278 6 0757-0449 3 0757-0280 9 0757-0442	R-F 100 1% .125 R-F 1.78K1% R-F 20K1% .125W R-F 1K 1% .125W R-F 10K1% .125W			
R 6 R 7 R 8 R 9 R 10	6 0757-0465 2 0757-0338 9 0757-0442 9 0757-0442 0 0757-0401	R-F 100K1% .125 R-F 1K1% .25W F R-F 10K1% .125W R-F 10K1% .125W R-F 100 1% .125			
R 11 R 12 R 13 R 14	\$ 0698-3136 3 0757-0438 9 0757-0442 9 0698-3260	R-F 17.8K1% R-F 5.11K1% R-F 10K1% .125W R-F 464K1% .125			
U 1 U 2 U 3	7 1#26-0393 0 1#26-0718 7 1#26-0161	IC LM317T IC MC1404U5 IC 324			
VR 1	7 1902-0961	DIODE - ZENER	11		
W 1	8 8150-0449 6 8150-0447	WIRE 24 RED WIRE 24 BLK]		

MANUAL CHANGE 10

On Page 6-16/17, change the Table of Replaceable Parts to read:

A40 **U105** RA24 A40

1820-0827 1810-0713 IC MC 10161P R-NETWORK

ADD: A40 R124

0698-7236

R-FXD 1K 1%

A40 BD AY-DATA:

REV. D (intermediate Sulution)

R124 backloaded to U146 (Pin 8-13) RA24 Pin 10 connected to U187 Pin24

REV.E (Final Solution)

R124 located beside U146.

MANUAL CHANGE 11

On Page 6-7, change the Table of Replaceable Parts to read:

A2 S1-39

3101-2947

Keyswitch SPST

On Page 6-8, change the Table of Replaceable Parts to read:

A10 C55

0160-6596

C-FXD .47UF 20%

MANUAL CHANGE 12

On Page 6-5, Replaceable Parts List, change to read:

MP47

3050-0067

WASH BRS.375D

MANUAL CHANGE 13

On Page 6-16, Replaceable Parts List, add:

A40 R125 0757**−**0421

R-FXD 825 1% .125W

R125 is connected from U109 PIN8 (-5,2V)

to U109 PIN3

MODEL 8175A

MANUAL CHANGE 14

On Page 6-16, change the Table of Replaceable Parts to read:

A40 R25

0757-0280

R-FXD 1K 1%

MANUAL CHANGE 15

On Page 6-10/11, change the Table of Replaceable Parts to read:

A20 U406,407,408, U409,410,411,

U412,413

1818-3307

RAM 356 K

WITH 1818-3307 CONNECT PIN 1 and PIN 16 VIA BACKLOADED WIRE.

MANUAL CHANGE 16

On Page 6-5, Replaceable Parts List, change to read:

MP4	08175-04103	CVR TOP CABINET
MP5	08175-04104	CVR BOTTOM CAB.
MP6	08175-04105	CVR SIDE W.HANDLE
MP7	08175-04106	CVR SIDE PERF.
MP60	5001-0540	TRIM STRIP SIDE
MP41	5021-8405	FRAME FRONT 177H
MP48	5041 - 8801	FOOT
MP59	5041 - 8802	TRIM STRIP TOP
MP49	5041-8821	PNL REAR STD OFF
MP51	5041-8819	CAP STP HNDL FNT
MP50	5041-8820	CAP STP HNDL RR
MP52	5062-3704	STRAP HNDL 497.8D

MANUAL CHANGE 17

On Page 6-18/6-19, change the Table of Replaceable Parts to read:

A50 C7,8,12,16,17, C21,22,24,26,27,

C28,29,30,31,32, 0160-

C34,35,36,37,41,

C42

#001: A50 C7-12,16-32,

C34-37,40-42, C46-60 0160-6623

C-FXD .10UF 10% 50V

MANUAL CHANGE 18

On Page 6-5, Replaceable Parts List, change to read:

B1,2

08175-68501

FAN ASSY

W1

08175-61690

WIRE SET

Delete: W2,3,5

On Page 6-8, Replaceable Parts List, change to read:

A10 CR18,19

08175-88704

DIODE KIT

On Page 6-15,16,17,18, Replaceable Parts List, change to read:

MAINLIST

08175-66541 A40

BD AY DATA

ADD:

A40 R50,51

0698-0082

R-FXD 464 1% .125W

change:

U140-141 A40 A40

1816-1720

IC 10474-7

U153-158 U142-143

1816-1721

IC 10474-10

BACKLOADING R50 U83/7, U78/8 BACKLOADING R51 U38/8, U38/15

Delete:

A40


RA34, R124, RA12, 13, 16, 17,

U159-176


U144-152


COMPONENT- AND SCHEMATIC-CHANGES SEE ON FOLLOWING PAGES!

Component Layout, Page 8-142, change to read:



Change Schematic to read:





Page 8-167

	RA	GND PIN	POWER PIN	VOLTAGE LEVEL	RESISTOR VALUE
	7	10	1	-5.2٧	10PIN160/240
ł	8	10	1	-5.27	10PIN160/240
	9	8	1	-5.2	10PIN160/240
	10	8	1	-5.2٧	8PIN160/240
ı	11	10	1	-5.2٧	10PIN160/240
	14	8	1 1	-5.2V	8PIN220/330
ı	15	8	1	-5.2V	8PIN220/330
	18	8	1	-5.2	8PIN220/330
	19	8	1	-5.2	8P1N22Ø/33Ø
	37	8	1	-5.27	8PIN160/240
	38	8	1 1	-5.2V	8PIN160/240
I	71	8	li	-5.2V	8PIN160/240
				1	

DELETE RA12, RA13, RA16, RA17

Page 8-173 -

REF.DES.	-5.2	+5٧	-15V	+15V	GND
U140 U141 U142 U143	12 • 12 12 12				1,24 1,24 1,24 1,24

DELETE U144-U152

REF.DES.	-5.2	+5٧	-157	+157	GND
U153	12				1,2
U154	12	ł			1,2
U155	12				1.2
U156	12	}			1,2
U157	12	l			1,2
U158	12	i			1.2

Page 8-173

Page 8-171

Change in Adustment Procedure MANUAL Page 5-3 Powersupply Board:

TESTCONNECTOR

ADJUST

TEST LIMIT

+5V -5.2V R21

+4.98V +/- 50mV

(R21) -5.27V +/- 70mV

5-8 DATA BOARD:

TP-5V

-5.17V +/- 70mV

TP+5V

+4.98V +/- 50mV

MANUAL CHANGE 19

On Page 6-5, Replaceable Parts List, change to read:

A20

08175-66525

BD AY CPU


On Page 6-11, Replaceable Parts List, change to read:

A20 U508

08118-13705

ROM5

On Page 8-99, Schematic, change to read:



MODEL 8175A

MANUAL CHANGE 20

On Page 6-10, Replaceable Parts List,

Delete:

A20

MP2

MANUAL CHANGE 21

On Page 6-14, change the Table of Replaceable Parts to read:

A30

U9,10,30,31

1816-1594

IC MBM10422A-7Z

A40

U185,186,187 U188,189

1816-1594

IC MBM10422A-7Z

MANUAL CHANGE 22

On Page 6-8, change the Table of Replaceable Parts to read:

A10

CR5

1901-0731

DIO PWR RECT.

On Page 6-15/16, change the Table of Replaceable Parts to read:

A40

C50 R25 0160-3872

C-FXD 2.2PF 200V

0698-3488

R-FXD 442 1% .125

MANUAL CHANGE 23

On Page 6-9, change the Table of Replaceable Parts to read:

A10 A10 R29 U8

0757-0440 1826-2357

R-FXD 7,5K 1% IC TL 780-12CKC

MANUAL CHANGE 24

On Page 6-17, change the Table of Replacealbe Parts to read:

A40 (B-3119) U140,141

08175-62901

ASSY RAM IC

A40 (B-3119) U153,154

08175-62902

ASSY RAM IC

U155,156,

U157,158,

U142,143

MODEL 8175A

MANUAL CHANGE 25

On Page 6-23/24, change the Table of Replaceable Parts to read:

A10 C55

0160-3097

CAP 0.47uF\50V

MANUAL CHANGE 26

On Page 6-5, change the Table of Replaceable Parts to read:

A10

08175-66511

BD AY PWR SPLY

On Page 6-8/9, change the Table of Replaceable parts to read:

EDC-LBL

A10 CR1 S1 A-3205

1906-0408 3101-2737 DIO-FW BRDG

SW-PUSHBUTTO



MANUAL CHANGES

Manual for Model Number	8175A
Manual printed on	October 1986
Manual Part Number	08175-90006

Make all ERRATA corrections.

Check the following table for your instrument serial prefix/serial number and make the listed changes to your manual.

New Item

Serial Prefix or Serial Number	Manual Changes	Serial Prefix or Serial Number	Manual Changes
ERRATA			
CHANGE 1 CHANGE 2 Started October 1986			
•			

June 1991

Number of Pages: 16

ERRATA

s,

Page 1-0: Figure 1-4, change H.P. Part Number to read: 5061-9678.

Page 3-55: Paragraph headed "NOTE Single Step",

delete sentence: "Refer also to ... and "CONT-Mode"".

Page 3-58: Paragraph headed "Address and Program Single-Step from [START]",

delete last two sentences: "A message will _as "CONT-Mode" continuous ones".

Page 3-88: Interchange the programs of Examples 1 and 2. Example 1 should include the pro-

gram currently shown in Example 2 and vice-versa.

Page 3-108: "QUERY MESSAGES", last message: "Returns HP 8175A status information", add the

command: "BSY?". Note also, that the COMMAND DETAILS headers (menom, data

etc.) are incorrectly positioned.

Page 3-98: Add the following example (after Example 18):

EXAMPLE OF HOW TO USE SOME LEARN STRING COMMANDS

Example 19

This program example illustates a method (using Basic 2.0 with Basic Extension 2.1) of sending Learn String commands. The example uses the commands "SET?" and "SET" which enable return and acceptance respectively, of the whole Parameter set. (See page 3-109 for list of commands.) The same program example can easily be modified (by changing the commands within lines 30 and 40), to enable any other Learn String commands to be used. Note how in this example, the location (LOC) is set to 0, this defines the parameter set as the actual (displayed) one.

As can be seen, the program involves the use of ASSIGN and TRANSFER statements etc. Specific explanations concerning the significance of these is outside the scope of this manual. Therefore, if you wish to develop your own programs, you should refer to a Basic Programming Techniques manual or similar publication for more information.

- 10 DIM A\$(5),8\$(8),V\$(10600) BUFFER
- 20 ASSIGN @Hpib_device TO 720
- 30 As="SET? 0"
- 40 B\$="SET 0,"
- 50 ASSIGN @Path TO BUFFER V\$
- 60 OUTPUT @Path; B\$; END
- 70 OUTPUT @Hpib_device:A\$
- 30 TRANSFER @Hpib_device TO @Path; END
- 90 WAIT FOR EOT @Hois_device
- 100 STATUS @Path,4:Count_out
- 110 PAUSE
- 120 TRANSFER @Path TO @Hpib_device:COUNT Count out
- 130 END

(Cont.) ERRATA

Add the following note below step (11): Page B-2:

"Note: If wished, a print can also be stopped via the label "PSTOP". To use this capability, simply include the label at the appropriate address location on the (Pattern)

Setup menu. This will then be the last line printed.

For the STORE and (COPY channel) examples, the "After EXEC" Page 3-71,72:

display details should be interchanged.

Bottom part of page, "Flag Mode" should read "Latched Flag Page 3-101:

Mode". Also, mnemonic details etc. for same are snown in-

correctly positioned.

Add the command "Static Flag Mode ...FIM...2" after the

Latched Flag Mode details.

Bottom of page under Comments, "HLP" should be changed Page 3-103:

to "HILP".

Step (2), in text and Table 4-12, change "800 mV" to Page 4-26:

read "600 mV".

Table 1-1, Torque indicating screwdriver, change 8830-0013 Page 1-4:

to 8710-0902.

Page 1-5: Table 1-2 Specifications

Top right hand paragraph: CLOCK

Change the NOTE to read:

Note: For ECL and TTL POD only and Pattern Duration ≥ 20 ns: In serial mode an additional Serial Clock is available on pod 0,

channel 1 providing a pulse at every bit.

Page 3-46: Add the above NOTE at bottom of Page, Serial Data

Generation Configuration.

Page 4-9: Add the above NOTE to step 4-12A Specification.

Page 4-9/4-11/

and 4-13: Test set up:

Exchange the 15462A Pod connected to the Flag Pod Output

A30J306 by 15461A/15464A.

Page 3-27: Printer HP-IB adress:

This defaults to 01, however it can be manually set to any

number between 00 and 09 if no other instrument is assigned

to that adress.

ADD: Page 1-6: Table 1-2 Specifications

HP 15462A TIL/CMOS POD

change to read: TRANSITION TIMES

*into open:

 \leq 3ns + high level x 1,4ns/V

into 50 pF:

≤ 9ns + high level x 1,8ns/V

*NOTE: into open means into 3pF/1M ohm

Page 4-21:

Table 4-10, change to read:

15462A

into open

<= 3ns

+ high level x 1.4ns -

Page 4-23:

Table 4-11, change to read:

8175A TTL/CMOS HIGH LEVEL	15462A
+ 2.4V	6.36ns
+ 5.0V	10.0 ns
+ 9.9V	16.86ns

Page 4-4

4-11 PATTERN DURATION WITH INTERNAL CLOCK

and

Page 4-9

4-12 CLOCK TEST

In step Specification, change the accuracy to read:

Accuracy:

±0.05% of progr. value ±2.5 ns
(asynchronous start)
±0.5% of progr. value ±2.5 ns
(synchr. start, clock cal.)
±3% of progr. value ±2.5 ns
(synchr. start, no clock cal.)

Page 4-5, Table 4-1 change to read:

	Counter	Reading
Period	low limit	high limit
0.05µs 0.09µs 0.10µs 0.5µs 0.9µs 1.00µs 5.00µs 9.00µs	47.475ns 87.455ns 97.455ns 497.25ns 897.05ns 997.0ns 4.9945µs 8.9925µs	52.252ns 92.545ns 102.55ns 502.75ns 902.95ns 1.003 µs 5.0045µs 9.0075µs
••••		•••••
1.00s 9.99s	999.5ms	1.0005s

Page 4-6, Table 4-2 change to read:

Period	Counter	Reading
	low limit	high limit
0.10 us	94.5 ns	105.50 ns
1 us	967.5 ns	1.0325 us
9.00 us	8.7275ns	9.2725 us
100 us	97 us	103 us
900 us	873 us	927 us
10 ms	9.7 ms	10.3 us
1 s	970 ms	1.03 s

Page 4-6, Table 4-3 change to read:

Period	Counter Reading			
	low limit	high limit		
0.10 us	97.0 ns	103.0 ns		
1 us	992.5 ns	1.0075us		
9.00 us	8.9525us	· 9.0475us		
100 us	99.5 us	100.5 us		
900 us	895.5 us	904.5 us		
10 ms	9.95 ms	10.05 ms		
1 s	995 ms	1.005 s		

Page 4-7 Table 4-4, change to read:

Period	Counter Reading					
	low	high	low	high	low	high
.10µs .02µs *.01µs	97.455ns 17.49ns 7.495ns	102.55ns 22.51ns 12.505ns	94.5ns 16.9ns 7.20ns	105.5ns 23.1ns 12.8ns	97.0ns 17.4ns 7.45ns	103.0ns 22.6ns 12.55ns
	auto-cycle asynchr.start		auto-cycle synchr.start		auto-cycle synchr. start with clockcal.	

Page 4-10 Table 4-6, change to read:

	auto-cycle asynchron		auto-cycle synchron		auto-cycle synchron startable clockcal.	
Period			Count	er Rea	ading	
of clock	low	high	low	high	low	high
* .10µs 1.00µs 9.00µs	97.455ns 997.0ns 8.9925µs	102.55us 1.003µs 9.0075µs	94.5ns 967.5ns 8.7275μs	105.50ns 1.0325μs 9.2725μs	97.0ns 992.5ns 8.9525µs	103.0ns 1.0075µs 9.0475

Do the same changes to the

PERFORMANCE TEST RECORD

On Page 4-35 Test Number 4-11A Step 2, Step 3 On Page 4-35 Step 4.

Add to Page 4-1:

In the following tests change on 8175A OUTPUT Page the TTL/ CMOS-POD High Level to +5.0V and the TRIG LVL A of Counter to + 2.5V. If the ECL POD 15461A is used change the TRIG LVL of Counter to - 1.3V.

Page 4-8:

Add after step 8 the following instruction:

"After each new Period setting press "Stop - Update - Start."
Delete in the Period header of Table 4-5: "Press START..SETTING)

Page 4-20:

change in Table 4-9 the low level limit of 15462A

Pod to < = 0.7V.

Page 4-32:

Test E.Pod Input Threshold, change details to read as follows:

Min. Overdrive

250mV or 30% of input amplitude,...

In Step 7, change to read:

Set 8112A:

HIL -0.4V

LOL -0.7V.

Page 4-35:

Step 2, change values to read as shown:

10ms

9.995ms

1.00s

999.5ms

9.99s

In Step 3, change values to read as shown:

10ms

9.7ms

10.3ms

Page 4-39:

4-12B Steps 4 and 6, change Period of Clock values

to read as shown:

2 x 1

200ns

200ns

On page 4-1 add:

General Points

Before starting with the Performance Tests get familiarized with the curser driven concept of the HP 8175A. Therefore, the Operation part of this Manual should be read and understood.

Each new paragraph of the Performance Tests begins with a set of known parameter values and operating conditions etc. The Standard Settings provide the ideal starting values. Therefore you should start by recalling them.

NOTE: When the Standard Settings are recalled, all data is set to 0!

How to Recall the Standard Settings

The Standard Settings are accessed via the System Page.

- 1. Press the SYSTEM key. This selects the System Page.
- 2. Press the NEXT[] key more times, until the [Storage] menu is displayed. (Pressing the PREV[] key once does the same.)
- 3. Press the CURSOR+ key once. This positions the cursor in the [store] function field.
- 4. Press NEXII] key until [recall] Standard Settigns is displayed in this function field.
- 5. Press EXEC key, this activates the function. The message 'Transfer in Process' will be displayed very briefly. When this message is replaced by the original one, 'Press EXEC to Activate Function', you can continue.

Below it's shown as it is written in the Performance Tests:

SYSTEM > NEXT = [Storage] > CURSOR = [store] > NEXT = [recall] Standard Settings >

As you can see:

SYSTEM. NEXT. CURSOR! , EXEC	shows what you have to KEY in (front panel keys).
>	leads to that KEY you have to press next, once or more times (e.g. 4x).
=	shows what happens if you press this KEY, or what should be displayed, or where the highlighted blinking cursor should be placed.

All the other HP 8175A settings throughout the complete Performance Tests are shown in the same way!

On page 4-3 step 4. change to read:

Set 8175A:

```
SYSTEM > CURSOR+ = Parallel Data Generator >
DATA > NEXT > GURSOR+ = Address 1023 > ROLL+ = Address 0000 >
5tue > cursor 4x = POD0 CH7 > 01010101 >
(Address 0001) 10101010 10101010 10101010 >
Dive > [TIMING = COPY, [Copy Address] from > CURSOR→ > DON'T CARE > 0000 >
DON'T CARE > 0001 > DON'T CARE > 0002 > EXEC >
DIVE > TIMING = COPY, [Copy Address] from > CURSOR+ > DON'T CARE > 0000 >
DON'T CARE > 0003 > DON'T CARE > 0004 > EXEC >
blue > TIMING = COPY , [Copy Address] from > CURSOR → > DON'T CARE > DODO >
DON'T CARE > 0007 > DON'T CARE > 0008 > EXEC >
DIVE > TIMING = COPY . [Copy Address] from > CURSOR+ > DON'T CARE > 00000 >
DON'T CARE > 0015 > DON'T CARE > 0016 > EXEC >
DIUG > ITMING = COPY, [Copy Address] from > CURSOR→ > DON'I CARE > 0000 >
DON'T CARE > 0031 > DON'T CARE > 0032 > EXEC >
DIVE > TIMING = COPY, [Copy Address] from > GURSOR → > DON'T CARE > 0000 >
DON'T CARE > 0063 > DON'T CARE > 0064 > EXEC >
DIVE > ITHING = COPY, [Copy Address] from > CURSOR > DON'T CARE > DON'T
DON'T CARE > 0127 > DON'T CARE > 0128 > EXEC >
DIUG > TIMING = COPY, [Copy Add. s] from > CURSOR→ > DON'T CARE > 0000 >
DON'T CARE > 0255 > DON'T CARE > 0256 > EXEC >
51UE > TIMING = COPY . [Copy Address] from > CURSOR -> DON'T CARE > 0000 >
DON'T CARE > 0511 > DON'T CARE > 0512 > EXEC >
blue > EXEC = UPDATE > START
```

"QUERY MESSAGES", last message: "Returns HP 8175A status Page 3-108 information", add the command "BSY?". Note also that the COMMAND DETAILS headers (mnem, data, Unit, ref.) are incorectly positioned. Add the following example after the Comments: C4 10 !Announcing the BSY? command. Lets you look 20 !up where the HP8175A has stopped. 30 OUTPUT 720; "CYM;SA" OUTPUT 720; "BSY?" 40 50 60 ENTER 720;B\$ PRINT "BSY STRING = ",B\$ 70 IF VAL(B\$)=1 THEN 80 PRINT "8175A IS RUNNING" 90 100 ELSE 110 PRINT USING "K"; "8175A HALTED AT ADDRESS ",B\$(3,6) PRINT USING "K";" AT MEMORY SEGMENT ",B\$(8,10) 120 130 END IF 140 PRINT 150 PRINT "PRESS CONTINUE TO STOP 8175A" 160 PAUSE 170 OUTPUT 720; "ST" 180 OUTPUT 720; "BSY?" 190 ENTER 720; B\$ 200 PRINT 210 PRINT "BSY STRING =", B\$ 220 IF VAL (B\$)=1 THEN 230 PRINT "8175A IS RUNNING" 240 ELSE PRINT USING "K"; "8175A HALTED AT ADDRESS", B\$ (3,6) 250 PRINT USING "K"; AT MEMORY SEGMENT", B\$ (8,10) 260 270 END IF 280 LOCAL 720 290 END BSY STRING = 8175A IS RUNNING PRESS CONTINUE TO STOP 8175A BSY STRING = 0,0064,006 8175A HALTED AT ADDRESS 0064

AT MEMORY SEGMENT 006

On Page 1-0 (8175A Accessories) change to read:

10230-62101 change to read: 5959-0288 probe tip, 1 ea (20 necessary per POD).

On Page 1-7, General, add the following text:

Acoustic Noise Emission:

For ambient temperature upto 23° C LpA= 42 dB Typical operator position, normal operation.

Data are results from type tests per ISO 6081.

Geräuschemissionswerte:

Bei einer Umgebungstemperatur bis 23° C LpA= 42 dB am Arbeitsplatz, normaler Betrieb.

Angabe ist das Ergebnis einer Typprüfung nach DIN 45635 Teil 19.

CHANGE 1

Add: to Table 1-2 Specifications

HP 15464A TTL POD

(DATA OR FLAG OUTPUT POD) NO. OF CHANNELS: 8 MAX. BIT RATE PER CHANNEL: 50 Mbit/s NRZ HIGH LEVEL (into open): $5V \pm 5\%$ LOW LEVEL(into open): ≤0.7 V TRANSITION TIMES ≤ 6 ns into open: ≤12 ns into 50 pF: 15 LS TTL FAN OUT PER CHANNEL: ≤ 20% of amplitude OVERSHOOT, RINGING (into open): MAX. EXTERNAL VOLTAGE -3V/+8VAT INPUT AND OUTPUTS: DISABLE / ENABLE CHARACTERISTICS (TRI-STATE) T(ON), T(OFF): ≤ 50 ns ≤10 µA LEAKAGE CURRENT: ≤50 pF RESIDUAL CAPACITANCE (typical): TRI-STATE INPUT at the output pod (TRIST) 10 kOhm/40 pF IMPEDANCE (typical):

Add to CHAPTER 4 PERFORMANCE TEST

Page 4-1 add below step 4-9:

THRESHOLD:

Min. overdrive:

NOTE: In the following tests the TTL/CMOS Pod HP 15462A can be replaced by TTL Pod HP 15464A.

1.8 V 150 mV

For the following tests do the special changes:

Page 4-16 Para 4-14 SKEW add to the Specification:

Page 4-17 step 2:

change TTL Pod < =7ns; typical < = 3ns to: TTL/CMOS Pod < =7ns; typical < = 3ns add: TTL Pod < =7ns; typical < = 5ns CHANGE 1 (CONT.)

Page 4-20 Para 4-16 Level Test

add to Specification:

HP 15464A

High Level: +5V

Low Level : ∠ 700 mV

Accuracy : ± 5%

add to table 4-9

High Level

Low Level

low limit high limit

15464A +4.75V

+5.25V < = 0.7V

Page 4-21 Para 4-17 transition times

add to Specification

	15464A	
TT 10% - 90%	into open	into 50pF <u>←</u> 12ns
Overshoot ringing	20% of amplitude into open	

Page 4-23 add to Table 4-11

15464A

< = 6ns

step 5. Measure transition times of all data channels of 15464A Pod for \angle 12ns.

CHANGE 1 (Cont.)

Page 4-24 Para 4-18 TTL Leakage Current changes Specification as follows:


> 15462A 15464A

Leakage Current

∠ 20µA

∠10µA

Test set up for 15464A Pod



add to step 1: Set the external Power Supply to +5.000V.

add to step 2: For 15464A Pod

I LEAKAGE = measured voltage/10 k \geq 10 μ A

Page 4-25 Para 4-19 TRIST T (ON) , T (OFF)

add to Specification

Pod 15464A ≤ 50ns

CHANGE 1 (Cont.)

Page 4-26 step 1 in the figure add:

→ T ON ← → T OFF ←

15462A <u>∠</u> 30ns 15464A <u>∠</u> 50ns

≥ 30ns ≥ 50ns

step 2 Table 4-12 add

TTL Pod + 1.8V + 150mV

CHANGE 2

Page 1-3 Para 1-6 OPTIONS

Delete: D04 Deletes Standard Pod set (order PODs separately)

Add: 002 Dual Arbitrary Waveform Generator (O/P/S Manual 08175-90011)

003 ECL POD SET (includes 4 ea 15461A ECL POD's 1 15463A TRIGGER POD)

004 TTL POD SET (includes 4 ea 15464A TTL POD's 15463A TRIGGER POD)

005 TTL/CMOS POD SET (includes 4 ea 15462A TTL/CMOS POD's 1 15463A TRIGGER POD)

Para 1-7 ACCESSORIES SUPPLIED

Delete: 4 each HP 15462 TTL/CMOS POD's

1 HP 15463A TRIGGER POD

Para 1-8 ACCESSORIES AVAILABLE

PODS

Add: HP 15464A TTL POD(fixed TTL Level, includes 1 HP15429A)

On Page 1-0, delete in Figure 1-1:

Accessories 4x 15462A

1x 15463A

PRODUCT SUPPORT PLAN

FOR INTERNAL USE ONLY

Date: May 1986 Supersedes:

> FINAL PSP May 1985

Preliminary PSP

Dcc 1985

To:

PT01 INSTRUMENT SALES AND SERVICE OFFICES

From:

BOEBLINGEN INSTRUMENT DIVISION (BI)

BOEBLINGEN, FEDERAL REPUBLIC OF GERMANY

Subject:

HP 8175A DIGITAL SIGNAL GENERATOR

OPTION 001 Fine Timing


OPTION 002


Dual Arbitrary Waveform Generator


Manfred Illenseer/ir



DIGITAL SIGNAL GENERATOR







HP 8175A DIGITAL SIGNAL GENERATOR PRODUCT SUPPORT PLAN



HP 8175A DIGITAL SIGNAL GENERATOR

OPTION 001 / 002

PRODUCT SUPPORT PLAN

Contents	Page
I. Description	1-4
2. Salcs/Support Data	5-7
3. Warranty	8
4. Training	8
5. Documentation	9
6. Support Equipment	9
Attachment 1	
Attachment 2	

8175A DIGITAL SIGNAL GENERATOR and OPTION 001

1. General Description

The HP 8175A is a very flexible, fully HP-IB programmable DIGITAL SIGNAL GENERATOR. In contrast to the DICE market (ac parametric characterization of digital IC's and boards), the HP 8175A aims at our traditional, more diverse data/word generator areas.

The major area here is the simulation of signals of missing boards so that parts of complex systems can be functionally tested, at-speed and under real timing and level conditions. The 8175A's high speed, variable pattern duration and intelligent cycling capability now gives us the competitive edge to succeed in engineering bench and in HP-IB based ATE applications.

The HP 8175A DIGITAL SIGNAL GENERATOR is a universal stimulus capable of delivering the broad diversity of signals required in digital tests and measurements. This variety in signal type covers complex digital bit patterns and sophisticated pulse traces.

Actually the HP 8175A with OPT 001 incorporates the stimulus capabilities of two types of generators:

- * a Digital Pattern Generator with serial and parallel format
- * a Digital Timing Generator with variable duration and delay (OPT 001)

The HP 1630x family of LOGIC ANALYZERs will be the best receiving end for the HP 8175A DIGITAL SIGNAL GENERATOR.

Product Description

HP 8175A DIGITAL SIGNAL GENERATOR, a stimulus for the

Traditional Data Generator Market.

Selectable modes give 24 x 1 kbit channels at 50 Mbit/s NRZ for multichannel-needs or two 8 kbit serial channels at NRZ data rates up to 100 Mbit/s. Even longer data sequences can be achieved by using the 8175A's program memory. This allows up to 255 pre-selectable data memory cycles to be sequenced as wished during data generation. By using this feature, looping and branching are possible. Also the data memory is cross-referenced to a timing memory with 10 ns resolution which determines the timely duration of every data pattern. These powerful features are augmented by interactive capability for instrument status control (START/STOP/3-State etc. via 8 bit programmable input register), for branching to other datacycles and/or for setting 8 programmable output flags on receipt of a DUT's or other request.

Where the standard 10 ns timing resolution is insufficient, a Fine Timing Option 001 adds 20 ns to 40 ns delay with 100 ps resolution on 4 channels. This ensures very tight timing adjustments e.g. for clocking and strobe signals.

HP 8175A OPTION 002

DUAL ARBITRARY WAVEFORM GENERATOR

1.1 General Description

The DUAL ARBITRARY WAVEFORM GENERATOR (HP 8175A OPTION 002) is a universal stimulus which takes us into areas like simulation of "real-life" signals required in analog tests and measurements, e.g. in bio-medical or mechanical investigation, simulation of floppy-disc or tape head signals, or simulation of telecom modules and many others.

A 50MHz DAC with 1024 amplitude steps together with all the Data Generator's intelligent cycling features makes virtually any waveform possible.

With the HP 8175A Opt. 002 two different analog output signals are available with an amplitude of up to 16V peak-to-peak (32Vpp into open).

The extensive hardware capabilities are governed by a friendly user interface which, for the first time, takes the burden of setting up an arbitrary waveform from the operator.

The HP 8175A with OPT 001 and OPT 002 actually incorporates the stimulus capabilities of several types of generators in ONE instrument:

- * Digital Pattern Generator (serial and parallel format)
- * Digital Timing Generator (Opt. 001)
- * DUAL ARBITRARY-WAVEFORM GENERATOR (Opt. 002)

An HP 1631A/D LOGIC ANALYZER or one of the DIGITIZING OSCILLOSCOPES 54100x / 54200x can be partnered with the HP 8175A DIGITAL SIGNAL GENERATOR with Opt. 002 DUAL ARBITRARY WAVEFORM GENERATOR .

Product Description

The arbitrary waveform is achieved by converting the digital data repetitive (as set in the 8175A's memory) by means of a fast DAC. The output signal (ARB Waveform, Sine, Triangle) will be a series of stair steps. The period of signals which shall be simulated is always a function of the number of the discrete levels used to construct that waveform. If a waveform requires e.g. 5 level values, the max repetition speed divides by 5 to 10MHz.

Since the data memory is used to hold the digital equivalent of the "analog signal", the timing simulator and the virtual memory expansion capability -inherent to the basic instrument- can be used to generate complex signals. The user interface allows setting-up any waveform in terms of voltage vs time duration for multi-level signals

Complex curves can be set-up with a minimum of user inputs by means of the SPLINE function. The SPLINE (linear, natural, periodic) is calculated by the microprocessor on the base of a few user definable points.

The CALCULATOR MODULE enables complex waveforms or patterns (mathematical functions) to be easily set up by means of one or more user defined modules. Each module includes a header and algorithm which together define the pattern (or part of pattern) required.

A selection of standard functions, operators and operands (FOR, STEP, SINE, COS, +, etc.) which can be included within the modules are available via softkeys.

1.2 Service Features - Diagnostics and Service Aids

Power-On Selftest and test routines

The actual function of the instrument is determined by the instrument's hardware and recognized by the instrument's firmware.

At power on the HP 8175A will run an internal selftest. This ROM - based check is devided into two parts:

- * Normal Self-test
- * Extended Self-test

The one, running at power-on is initialized from the rear-panel HP-IB switches. These checks are designed to check the Microprocessor Board (RAMs', ROMs' and Device Bus), the Clock Board (RAMs' and supported circuitries) and the Data Board (RAMs' and supported circuitries). Also the correct instrument configuration will be checked. In normal Self-test a board level error will be displayed.

The extended Self-test shows the deffective circuit or component on the board. Each power-on Self-test takes less than one minute to complete. On satisfactory completion, it will have proved that about 90% of the 8175A circuitry is functioning correctly. (There is no check against published spees.)

Calibration

The HP 8175A has two levels of calibration: "hard cal" and "soft cal".

The "hard cal" is required after replacement or repair of one of the main boards. The "hard cal" requires the analog balance adjustments to be performed manually/ automatic before the "soft cal" is performed. The calibration interval for "hard cal" is expected to be once a year and takes approximately 2 hours to complete (automatic). For OPT 002 "hard cal" add on approx. I hour (automatic). After a "hard cal" calibration, a performance verification should be performed to ensure the instrument meets its published specifications.

The "soft cal" can be performed by the user at any time to ensure the 8175A is frequency calibrated. The "soft cal" will be completed in a couple of seconds.

Troubleshooting

Manual Signature analysis will be used to troubleshoot digital failures; analog failures will need manual troubleshooting techniques.

There are six slots for horizontal PC Boards. A vertical mounted Mother Board with two rows of 96 pin connectors provide the necessary interconnections for power, data transfer and high speed signals. For service purposes, additional connectors at the top of the Mother Board are provided, they will accept all PC Boards and allow troubleshooting and calibration without use of Extender Boards or Cables.

The optional FT Board or ARB Board can be retrofitted in those service centers being involved in repair activites. After retrofiting, a recalibration and performance test will be necessary.

OPT. 002 retrofiting of older instruments is possible but requires a special kit which is HP 8175A serial number dependent.

Appropriate Retrofit Kits will be set up (see step 2.3).



1.3 Factory Base Prices

HP 8175A DIGITAL SIGNAL GENERATOR includes Standart Pod Set (4 TTL/CMOS + 1 INPUT)	14.1 K\$
OPTIONS	
# E01 includes 4 ECL Pods + 1 Trigger Pod (instead of Standard Pod Set)	13.1 K\$
# T02 includes 4 TTL Pods + 1 TriggerPod (instead of Standard Pod Set)	12.1 K\$
# D04 deletes Standard Pod Set	-4.5 K\$
# 001 FINE TIMING	1.0 K\$
# 002 DUAL ARBITRARY WAVEFORM GENERATOR	3.0 K\$
ACCESSORIES	
HP 15461A ECL POD (fixed ECL level) HP 15462A TTL/CMOS POD (prog. High level) HP 15463A TRIGGER POD HP 15464A TTL POD (fixed TTL level)	750 \$ 1000 \$ 500 \$ 500 \$

1.4 Specifications

see Attachment 1

2. Sales / Support Data

2.1		Sales Forecast Qty/year (Maturity)	Q3-86	Estima Q4-86	ted War Q1-87	ranty Ro Q2-87		Q4-87
	USA:							···········
	Necly	100	2	5	8	10	10	11
	Midwest	32	1	1	2	3	3	3
	Southern	40	1	2	3	4	4	5
-	Eastern	88	2	4	7	9	9	9
_	CANADA	40	1	2	3	4	4	5
	EUROPE:							
	UK	40	1	2	3	4	4	5
	France	40	1	2	3	4	4	5
	Germany	40	1	2	3	4	4	5
	NER	40	1	2	3	4	4	5
	SER	40	1	2	3	4	4	5
	JAPAN	100	2	5	8	10	10	11

The sales forcast is based on historical sales distribution. Estimated repairs are based on projected sales and the estimated Annualized Failure Rate (AFR).

2.2 First Demo / Customer Shipment

	HP 8175A OPT. 002	HP 15464A
To be on CPL	May 1986	July 1986
NPT EUROPE	May 1986	May 1986
NPT USA	July 1986	July 1986
First Demo Shipment	May 1986	July 1986
First Customer Shipment	June 1986	July 1986

2.3 Support Strategy:

The HP 8175A is on a return-to-bench, component level repair strategy. The exceptions to this are the three Pods. For those, a Blue Stripe Exchange program will be set up.

 Model
 Blue Stripe Exchange P/N

 HP 15461A
 15461-69601

 HP 15462A
 15462-69601

 HP 15464A
 15464-69601

The CRT and the CRT controller board (2090-0066 / 0950-0894) are disposable and they are not supported by a Blue Stripe program. Therefore, new parts must be ordered.

Retrofit of OPTION

001 Exchange Bd. Assy A50 Buffer by Bd. Assy A52 Fine Timing (P/N 08175-66553)

002 For HP 8175A S/N 2549G00111 to 00270 usc Retrofit Kit 1 P/N 08175-68701 For HP 8175A S/N 2549G00271 to 00325

use Retrofit Kit 2 P/N 08175-68702

For HP 8175A S/N 2612G00326 and above

install OPT, 002

The On-site Repair Stategy will be:

For customer where down time is critical, exchange instrument by the use of stand-by spare units.

Basic Support Data

see Attachment 2

Parts Support

Parts stocking: All unique replaceable parts will be priced and set up on the Replacement Parts Price List.

2.4 Repair Locations

It will be possible to repair the HP 8175A (and Options) at any service center where the recommended test equipment is available. However, we recommend the following offices as repair locations for the HP 8175A:

EUROPE	Amsterdam	-	Benelux (and Northern European Region)
	Stockholm	-	Scandinavia
	Bocblingen	-	Germany
	Le Lignon	-	Switzerland*
	Milan	-	Italy*
	Orsay	-	France
	Winnersh	-	United Kingdom
			* and Southern European Region
<u>U.S.(ICON)</u>	ISC (Mount.View)	-	All U.S. and ICON
	Rolling Meadows	-	Midwest
	Paramus ·	-	Northeast / Mid-Atlantic
	Atlanta	-	Southeast
	Fullcrton	-	Necly Sales Region
	Richardson .	-	Southwest
	Englewood	-	Rocky Mountain
			•
<u>CANADA</u>	Edmonton		
	Montreal		
<u>JAPAN</u>	YHPS		

3. Warranty

The HP 8175A carries the standard Hewlett-Packard one year bench warranty.

4. Training

A service training seminar (lecture/lab course) for bench repair - component level - will take place in Boeblingen and Colorado Springs in 1987.

Course No:

- B493

5. Documentation

- * Operating and Programming Manual (includes also Fine Timing Option)
 HP P/N 08175-90006
- * Service Manual for the HP 8175A and Fine Timing Option HP P/N 08175-90001 —
- * Operating Programming Manual OPT 002 HP P/N 08175-90016
- * Service Manual OPT 002 HP P/N 08175-90011

The O & P Manuals contain all the information required to use the HP 8175A and Options both manually and with HP-IB. A Performance Test procedure will also be included.

The Service Manuals will contain all information necessary to service the corresponding instrument or options, including theory, block diagrams, schematics, component locators, troubleshooting informations, adjustment procedures and a parts replacement lists.

* Data Sheets

P/N 5952-9560 / 5952-9595

- * Demo Manuals
- * Field Training Manuals
- * Application Notes P/N 5952-9572

6. Support Equipment

Recommended Test Equipment

INSTRUMENT	REQUIRED	RECOMMENDED	USE*
	CHARACTERISTCS	MODELS)	
Oscilloscope	275 MHz Bandwidth	HP 1725A/1722B	P,A,T
Probe	10:1 8pF	HP 10017A	P,A,T
DWM	1:1 36pF	HP 10021A	P,A,T
DVM	0.1V Range,>10MOhm	HP 3456A/3455A	P,A,T
C =	FO MALL START (STOR	HP 3478A	
Counter	50 MHz START/STOP	HP 5335A/5345A	P,A,T
Cianotuus.	TI A to B	IID 5005 4 ((500 4 4)	-
Signature Multimeter		HP 5005A/(5004A)	Т
Pulse Gen.	50 MH= W: 10	IID OUGA	~
Pulse Gen.	50 MHz,Wid <10ns 100 MHz	HP 8112A	P
Power Supply	100 MHZ	HP 8082A/(8007B)	P
Tower Suppry		HP 6205A/6237A	A,T
Time Marker	2ns		P
Logic Probe	ECL	HP 10525E	T
Logic Probe	TTL	HP 10525T	Ť
Controller	HP 200 Series	HP 9816/9836	P,A
	Basic Compatible	111 3010, 3030	1,71
	HP-IB Interface		
ET's	2 S.A.	HP 08175-66522	T
	Extender Boards	HP 08175-66523	
Torque Indicating S	crowdriver	HP 8730-0012	Т
Torque marenting 5	crewarryer	HP 8710-0669	1
		(HP 8710-0902,-0901)	
	•	(111 0/10 0/02,-0/01)	
Solder-in Receptacle	:	HP15429A	P,A,T
Plug-on BNC Adapte	or	HP 15409A	P,A,T
BNC Tee		HP 1250-0781	P,A,T
BNC F to F		HP 1250-0080	P,A,T
BNC M to M		HP 1250-0216	P,A,T
BNC to Probe Adapt	tor	HP 1250-1454	P,A,T
BNC Connector RF		HP 1250-0018	P,A,T
Coax Test PT	·	HP 1250-1737	P,A,T
Probe Tip		HP 10230-62101	P,A,T
Cable		HP 08160-61610	A,T

^{*} P=Performance Test A=Adjust T=Troubleshooting

SPECIFICATIONS

Specifications describe the instrument's warranted performance. Non-warranted values are described as 'typical'. All specifications are valid at the end of the output pod cables, at the probes of the input pod or at the respective BNC connectors of the mainframe. All specifications are valid in a 0° C to 55° C temperature range.

PARALLEL/SERIAL DATA GENERATOR

Parallel or serial operating mode can be selected.

DATA CAPACITY

parallel serial NUMBER OF CHANNELS: 24 2 BITS PER CHANNEL: 1024 8 192 MAX. BIT RATE

and the second second

PER CHANNEL: 50 Mbit/s NRZ 100 Mbit/s NRZ

(ECL POD)

(consider Level and Transition Times specifications)

TIMING

Dance

In PARALLEL mode the duration of each individual pattern is programmable. The duration is equal for all data channels. In SERIAL mode the duration of the data bits is programmable with 8 succesive bits always having the same duration. The duration is equal for both channels.

PATTERN DURATION (with internal clock):

Range	Resolution
1)	
(10) , $20 \text{ ns} - 9.99 \mu \text{s}$	10 ns
10μ - 999 μs	l us
1 ms - 99.9 ms	100 us
$0.1 \mathrm{s} - 9.99 \mathrm{s}$	10 ms

1) 10 ns in serial mode with fixed timing

Accuracy: $\pm 0.05\%$ of progr. value ± 2.5 ns (asynchronous start) $\pm 0.5\%$ of progr. value $\pm 2.5\,\mathrm{ns}$ (synchr. start, clock cal.) \pm 3% of progr. value \pm 2.5 ns (synchr. start no clock cal.)

Jitter (max.): 0.1% of progr. value $+150 \, \mathrm{ps}$

PATTERN DURATION (with external clock):

Period of external clock x m

Range (m = No. of ext. clock cycles)				Resolution
2)				
(1)2	to	999	/	1 period
1.000	to	99.900	/	100 periods
100.000	to	9.990.000	1	10.000 periods
10.000.000	to	999.000.000	/	1.000.000 periods

2) min Pattern Duration in serial mode: 10 ns min. Pattern Duration in parallel mode: 20 ns

CLOCK

The clock has a programmable period. It is available on line 7 of the pod for the output flags. The clock is derived from an internal system clock or from an external clock. See EXTERNAL CLOCK (BNC) and HP 15463A TRIGGER POD specifications.

Note: For ECL and TTL POD only and Pattern Duration ≥ 20 ns: In serial mode an additional Serial Clock is available on pod 0, channel 1 providing a pulse at every bit.

PERIOD (with internal clock):

Range Resolution 20 ns - 9.99 us 10 ns $2 \mu s - 999 \mu s$ 1 µs

Accuracy: $\pm 0.05\%$ of progr. value ± 2.5 ns (asynchronous start)

 $\pm 0.5\%$ of progr. value ± 2.5 ns (synchr. start, clock cal.) \pm 3% of progr. value \pm 2.5 ns (synchr. start, no clock cal.)

PERIOD (with external clock): Period of external clock x m

Range (m): 2...999 [x 1] 2...999 [x 100]

SKEW between channels of

ECL pods: $\leq 6 \text{ ns}$; typical $\leq 3 \text{ ns}$ TTL/CMOS pods: \leq 7 ns; typical \leq 3 ns TTL pods: $\leq 7 \text{ ns}$; typical $\leq 5 \text{ ns}$

Maximum time difference between the leading or trailing data bit edges of the same memory address with Fime Timing (opt. 001) off.

HP 15462A TTL/CMOS POD

(DATA OR FLAG OUTPUT POD)

NO. OF CHANNELS: MAX. BIT RATE PER CHANNEL: 50 Mbit/s NRZ

LEVELS

Following level specifications apply for pattern durations and clock periods ≥ 50 ns, into open.

HIGH LEVEL (range/resolution): 2.4 V - 9.9 V/100 mVAccuracy: \pm 5% of programmed value \pm 300 mV LOW LEVEL:

≤0.7 V

Programmed high level is valid for all pods connected. High level of an individual pod can also track an external voltage applied to this pod. Ext. level overwrites progr. level if greater. The full level ranges can be achieved provided transition times do not violate pattern duration or clock width. To avoid violation transition times have to be shorter than pattern durations or clock width. Transition times depend on load terminations as specified below.

TRANSITION TIMES

into open: $\leq 3 \text{ ns} + \text{high level x } 1.2 \text{ ns/V}$ into 50 pF: $\leq 9 \text{ ns} + \text{high level x } 1.8 \text{ ns/V}$

FAN-OUT PER CHANNEL (typical):

OVERSHOOT, RINGING ≤20% of amplitude (into open) MAX. EXTERNAL VOLTAGE AT OUTPUTS: -3 V / + 10 V

DISABLE / ENABLE CHARACTERISTICS (TRI-STATE) T(ON), T(OFF):

(Time difference between occurence of external ON or OFF signal at an output pod (TRIST) until outputs are disabled or enabled; High level of ext. signal \leq High level at outputs)

SPECIFICATIONS

LEAKAGE CURRENT: ≤20 μA
RESIDUAL CAPACITANCE: ≤40 pF

TRI-STATE INPUT at the output pod (TRIST)

IMPEDANCE (typical): 10 kOhm/50 pF

THRESHOLD: 35% of programmed or ext. high level Min. overdrive: 600 mV

MAX. EXTERNAL VOLTAGE

AT INPUTS (TRIST, HIL): 0V to 10V

HP 15461A ECL POD

(DATA OR FLAG OUTPUT POD)

NO. OF CHANNELS 8

MAX. BIT RATE PER CHANNEL: 100 Mbit/s NRZ LOW LEVEL: ≤-1.60 V

LOW LEVEL: $\leq -1.60 \text{ V}$ HIGH LEVEL: $\leq -1.02 \text{ V}$

TRANSITION TIMES (20% - 80%; into 22 pF): $\leq 3 \text{ ns}$

FAN-OUT PER CHANNEL (typical): 5 ECL

OVERSHOOT, RINGING (into 22 pF): ≤20% of amplitude MAX. EXTERNAL VOLTAGE AT OUTPUTS: ±5 V

DISABLE/ENABLE CHARACTERISTICS

(ECL common LOW)

 $T(ON), T(OFF) \leq 15 r$

(Time difference between occurrence of external ON or OFF signal at an output pod (EN) until outputs are enabled or disabled.)

ENABLE/DISABLE INPUT (EN)

IMPEDANCE (typical): 60 kOhm/50 pF
INPUT CHARACTERISTICS: ECL compatible
MAX. EXT. VOLTAGE AT INPUT (EN): 0V to -5V

HP 15463A TRIGGER POD

(TRIGGER WORD INPUT POD)

This pod is used for external status and/or output flag control. In synchronous mode, it reads trigger words in at positive or negative transitions of a clock applied to this pod. In asynchronous mode it accepts trigger words without clock. The applied clock may be used as an alternative to the internal clock or to the external clock via BNC.

MAX. CLOCK RATE: 25 MHz

IMPEDANCE (typical): 100 kOhm/5 pF

THRESHOLD (range/resolution): -9.9 V to +9.9 V/100 mV

Accuracy: $\pm 2.5\% \pm 120 \,\text{mV}$

Min. overdrive: 250 mV or 30% of input amplitude,

whichever is greater

Min. swing: 600 mV (P-P)

MAX. INPUT VOLTAGE: ±40V

HP 15464A TTL POD

(DATA OR FLAG OUTPUT POD)

NO. OF CHANNELS:

MAX. BIT RATE PER CHANNEL: 50 Mbit/s NRZ HIGH LEVEL (into open): $5V \pm 5\%$

LOW LEVEL(into open): ≤0.7V

TRANSITION TIMES

into open: $\leq 6 \text{ ns}$ into 50 pF: $\leq 12 \text{ ns}$

FAN OUT PER CHANNEL: 15 LS TTL

OVERSHOOT, RINGING (into open): ≤20% of amplitude

MAX. EXTERNAL VOLTAGE

AT INPUT AND OUTPUTS: -3V/+8V

DISABLE / ENABLE CHARACTERISTICS (TRI-STATE) T(ON), T(OFF): ≤50 ns

LEAKAGE CURRENT: ≤10 µA

RESIDUAL CAPACITANCE (typical): $\leq 50 \,\mathrm{pF}$

TRI-STATE INPUT at the output pod (TRIST)

IMPEDANCE (typical): 10 kOhm/ 40 pF

THRESHOLD: 1.8V

Min. overdrive: 150 mV

EXTERNAL INPUT (BNC)

This is a connector at the front panel which, on application of a suitable signal, can be used to START datacycling on positive, negative or both transitions or, to START and STOP cycling with selectable transitions.

IMPEDANCE: 10 kOhm/50 pF

THRESHOLD (range/resolution): -9.9 V to +9.9 V/100 mV

Accuracy: $\pm 5\%$ of progr. value $\pm 250 \text{ mV}$ Min. swing: 600 mV (P-P)

Min. overdrive: 250 mV or 30% of input amplitude,

whichever is greater

MAX. INPUT VOLTAGE: $\pm 20 \text{ V}$

EXTERNAL CLOCK (BNC)

The applied clock may be used as an alternative to the internal system clock or the external clock via the input pod.

CLOCK RATE (range): DC to 100 MHz

All other specifications see EXTERNAL INPUT (BNC).

EXTERNAL REFERENCE (BNC)

The internal timing reference (crystal) can be replaced by an external signal applied to a rear panel connector (1 MHz). Accuracy must be better than 0.01%.

INPUT CHARACTERISTICS:

LS TTL compatible

MAX. INPUT VOLTAGE:

 $\pm 20 \,\mathrm{V}$

OPTION 001 FINE TIMING

Option can be retrofitted at HP service office.

PARALLEL DATAGENERATOR

CHANNELS:

0,1,2 and 3 of pod 0

DELAY (range/resolution): 20 ns to 40 ns / 100 ps

vs same channel with Fine Timing 'OFF'

Accuracy: $\pm 5\%$ of progr. value ± 1 ns

SERIAL DATAGENERATOR

CHANNELS: 0 and 2 of pod 0

DELAY (range/resolution): 0 ns to 20 ns / 100 ps

vs same channel progr. to 0 ns Delay

Accuracy: $\pm 5\%$ of progr. value ± 2 ns

SPECIFICATIONS

OPTION 002, DUAL ARBITRARY WAVEFORM GENERATOR

Option can be retrofitted at HP service office.

NUMBER OF OUTPUTS (Output A and Output B on front panel, can be separately disabled): NUMBER OF BITS:

NUMBER OF DATA POINTS:

Horizontal: 1024 points Vertical: 1000 points with additional 24 points override.

800 points for 16 V P-P Output Voltage Range, 640 points for 32 V P-P Output Voltage Range.

DIFFERENTIAL NON-LINEARITY: ≤1 LSB (monotonic)

OUTPUT IMPEDANCE: $50 \, \text{Ohm} \pm 5\%$

OUTPUT LEVELS

Level Window defines the maximum output signal range for the sum of Offset and P-P Output Voltage.

Load Impedance: 50 Ohm

Leyel Window	P-P Output Voltage		Offs	et
	Range	Res.	Range	Res.
$\pm 0.8 \mathrm{V}$	0.2 V	$0.2\mathrm{mV}$	$\pm 0.8 \mathrm{V}$	0.5 mV
±0.8 V	0.5 V	$0.5\mathrm{mV}$	$\pm 0.8 \mathrm{V}$	0.5 mV
±0.8 V	1 V	l mV	$\pm 0.8 \mathrm{V}$	1 mV
± 8V	2 V	2 mV	± 8V	5 mV
± 8 V	5 V	5 mV	± 8 V	5 mV
± 8 V	10 V	10 mV	± 8V	10 mV
± 8V	16 V	20 mV	± 8V	20 mV

Load Impedance ≥ 50 kOhm

Level Window	P-P Outp	out Voltage	Offs	et
4 w	Range	Res.	Range	Res.
±1.6 V ±1.6 V ±1.6 V ± 16 V ± 16 V ± 16 V ± 16 V	0.5 V 1 V 2 V 5 V 10 V 20 V 32 V	0.5 mV 1 mV 2 mV 5 mV 10 mV 20 mV	±1.6 V ±1.6 V ±1.6 V ± 16 V ± 16 V ± 16 V	0.5 mV 1 mV 2 mV 5 mV 10 mV 20 mV
	32 V	50 mV	± 16V	50 mV

Accuracy (Output A and Output B):

Amplitude Accuracy: ±4% ±4 LSB 1)

Offset Accuracy:

 $\pm\,1\%$ of programmed value

±4% of (programmed High Level of P-P Output Voltage + programmed Low Level of P-P Output Voltage) ÷ 2 2)

plus:

10

into 50 Ohm

± 10 mV for 0.2 V to 1 V P-P Output Voltage Range ± 25 mV for 2 V to 5 V P-P Output Voltage Range \pm 50 mV for 10 V to 16 V P-P Output Voltage Range

into ≥50 kOhm

± 20 mV for 0.5 V to 2 V P-P Output Voltage Range or ± 50 mV for 5 V to 10 V P-P Output Voltage Range $\pm\,100\,\text{mV}$ for $\,20\,\text{V}$ to $32\,\text{V}$ P-P Output Voltage Range or

- 1) Amplitude is programmed High Level programmed Low Level.
- 2) If programmed High and Low Level of P-P Output Voltage are identical in magnitude but opposite in sign, this error will be zero.

TIMING (for Output A and B)

The maximum sample update rate is 50 MHz.

The Data Point Duration is 20 ns to 9.99 s (for more information see "Timing" of the PARALLEL mode, page 13).

TRIGGER OUTPUT CHARACTERISTICS

NUMBER OF TRIGGER OUTPUT CHANNELS: (Trigger Output A on front panel, Trigger Output B on rear panel, can be commonly disabled)

TRIGGER OUTPUT IMPEDANCE:

 $50 \, \text{Ohm} \pm 5\%$

TRIGGER OUTPUT LEVELS:

	50 Ohm	Load Impedance ≥50 kOhm			
TTL Low Level: TTL High Level:	≤ 0.3 V ≥ 2.4 V	≦0.2 V ≧4.8 V			
ECL Low Level: ECL High Level:	$\leq -1.6 \text{ V}$ $\geq -0.9 \text{ V}$				
Trigger Pulse Width: The trigger can be set for each individual data point to High Level or Low Level. The trigger width depends on the programmed Data Point Duration					

SUPPLEMENTARY CHARACTERISTICS

(describe typical non-warranted performance)

DELAYS

from	Clock out (pod)	Data out (pod)
Ext. Clock in (pod): Ext. Clock in (BNC): Clock out(pod): 3)	150 ns 110 ns	140 ns 100 ns 10 ns

3) Time positive transition of clock is delayed with respect to a leading data bit transition (clock period = pattern duration).

RESPONSE TIMES (to perform action via pod)

CONT, STOP, TRISTATE ON/OFF:

+ trig. word duration

START, JMP A, JMP B: ≤170 ns + trig. word duration +9 clock periods **OUTPUT FLAGS:** ≦ 100 ns

4) Trigger word duration: 20, 50, 100, 500 ns.

Time window during which a trigger word has to be stable.

5) Clock period constant with internal clock: 10 ns; otherwise use clock period of external clock

START via BNC: STOP via BNC:

≤100 ns +9 clock periods

+ trig. word duration

≤ 100 ns

SUPPLEMENTARY CHARACTERISTICS

(describe typical non-warranted performance)

OPTION 002, DUAL ARBITRARY WAVEFORM GENERATOR

REPEATABILITY:

Factor 4 better than accuracy.

WAVEFORM CHARACTERISTICS

(Output A and Output B, at maximum P-P Output Voltage for all ranges into 50 Ohm)

Sinewave from 20 Hz ... 500 kHz, characterized by 100 Datapoints:

Harmonic signals: (98 harmonics taken

from 20 Hz to 50 kHz: \leq - 51 dBc

(98 harmonics taken into account)

from > 50kHz to 500kHz: ≤ -46 dBc

Amplitude flatness:

 $\pm 3\% \ [\pm 0.26 \, dB]$

(reference is 1 kHz at 2 V P-P Output Voltage)

Triangle at 1 kHz, characterized by 1000 datapoints:

Integral nonlinearity between 10% and 90% of P-P Output Voltage (data point at steady state): ≤10LSB

Pulse Performance:

Rise/Fall Time (10% to 90% of P-P Output Voltage):

< 16 ns

Settling Time

(from 10% of P-P Output Voltage to $\pm 5\%$ of final value): $\leq 20 \text{ ns}$

DELAYS

Trigger A to Channel A: <20 ns
Trigger B to Channel B: <20 ns

Channel A to Channel B:
Digital outputs to channel A and B:

< 5 ns < 15 ns

RESPONSE TIMES

(Refer to Page 15, TRISTATE ON/OFF function is not available for Outputs A and B and Trigger Outputs.)

DATA MEMORY

(LOAD, EDIT, UPDATE, SEQUENCING)

The memory can be loaded, manually or via HP-IB. The following complete data and parameter set-up's are readily accessible: Standard setting (memory cleared), active setting, 2 previously stored settings, and calculator setting (Option 002).

These settings are retained in a battery backed-up memory for up to 3 weeks when power is off.

Various editing functions allow to set, modify, move and copy blocks of data between addresses or channels. The following fixed patterns are available:

Up-counter/down-counter, definable increments and start/stop address; in parallel mode.

PRBS; length is 2 (exp n), n = 3 to 13 in serial mode.

Data codes include BIN, OCT, HEX, DEC

Data can be edited while the instrument is running without affecting the data currently being output. This is also possible viaHP-IB. The changes become active after an UPDATE command with status STOP.

Parameters waiting for an UPDATE are: Data patterns, Levels (Option 002) and timings, cycling definitions and input trigger/output flag assignments.

1 – 255 segments can be sequenced; segments are user definable in the 0000 to 1023 address range; segments may overlap. START, CONTINOUS START, JMP A AND JMP B (BRANCHING)

refer to user-assigned segment names

HP-IB CAPABILITY

The following HP-IB interface functions are implemented: SH1, AH1, T6, TE0, L4, LE0, SR1, RL1, PP0, DC1, DT1, C0.

HP-IB PROGRAMMING TIMES (typical):

Times are measured by using the HP 9836A as an HP-IB controller. Reloading refers to programming a setting which once was set-up in the HP 8175A and transferred to the controller.

COMPLETE RELOAD TIME:

1.8 s

DATA/TIMING/PROGRAM RELOAD TIME:

800 ms

(Software and hardware update)

180 ms

DATA/TIMING/PROGRAM RELOAD TIME: (Hardware update only)

FLEXIBLE DISC DRIVE ACCESS

Storage of set-ups, data and calculator formule (Option 002) on a flexible disc. Up to 256 settings can be managed depending on disc space.

HARD COPY

Any display can be copied to a graphics printer.

PARALLEL OPERATION

Two HP 8175A's can be operated in master-slave configuration, thus doubling the channel count to 48 channels or 4 analog channels (Option 002). Synchronization is provided by the HP 15430A cable.

GENERAL

ENVIRONMENTAL

STORAGE TEMPERATURE: -40 C to +65 C

OPERATING TEMPERATURE: 0 C to +55 C

HUMIDITY (0 C to +40 C): 95% R.H.

CALIBRATION

Within a recalibration period of 1 year the instrument is warrented to meet all specifications described after a warm-up time of 30 min. The pattern duration accuracy and the clock accuracy can be enhanced by the inbuilt autocalibration feature. To stay within that higher accuracy, autocalibration is recommended to be repeated every 0.5 hours and also as soon as environmental conditions have changed.

POWER:

115/230 V ac; - 22% + 10% 48 - 66 Hz; 630 VA max.

WEIGHT:

Net 17,5 kg (38.8 lb) Shipping 24,0 kg (53 lb)

and the state of

DIMENSIONS

MAINFRAME: 190 mm high,

ATANA TERRETAKAN PANCATAN

190 mm high, 426 mm wide, 584 mm deep (7.5 x 16.75 x 23 in)

PODS:

 CABLE LENGTH
 15461A
 15462A
 15464A
 15463A

 mainframe to pod:
 1.6 m
 1.6 m
 1.6 m
 1.6 m

 pod to end of cable:
 0.2 m
 0.2 m
 0.2 m
 0.2 m

4

HP 8175A ORDERING INFORMATION

HP 8175A DIGITAL SIGNAL GENERATOR will be shipped with configurations standard: 4 ea HP 15462A TTL/CMOS PODS.

1 ea HP 15463A TRIGGER POD

E01: replaces standard with 4 ea HP 15461A ECL PODS,

1 ea HP 15463A TRIGGER POD

T02: replaces standard with 4 ea HP 15464A TTL PODS,

1 ea HP 15463A TRIGGER POD

For individual configurations, order standard configuration with Delete Option D04.

OPTIONS

001 Fine Timing (100 ps resolution on four channels)

002 Dual Arbitrary Waveform Generator (2 analog outputs)

D04 Delete standard pods for individual requirements

908 Rack Flange Kit

910 Additional Operating / Programming / Service Manual

916 Additional Operating and Programming Manual

ACCESSORIES

Pods

HP 15461A ECL POD (fixed ECL level, includes 1 ea HP 15429A)

HP 15462A TTL/CMOS POD (progr. High Level, includes 1 ea HP 15429A)

HP 15463A TRIGGER POD (includes lead set and 10 ea probe tips)

HP 15464A TTL POD (fixed TTL level, includes 1 ea HP 15429A) **

Adapters for HP 15461A, HP 15462A and HP 15464A

HP 15408A plug-on grabbers with ground leads, 5 ea

HP 15409A plug-on BNC adapters, 5 ea HP 15410A plug-on SMB adapters, 5 ea

HP 15411A plug-on coax open-end adapters, 5 ea

HP 15415A plug-on miniprobe, can be used with HP 10024A IC testclip, 5 ea

HP 15429A solder-in receptacles for connection to a PC board, 5x2 ea

Adapters for HP 15463A

HP PN 15463-63201 lead set

HP PN 10230-62101 probe tip, 1 ea (10 ea necessary per pod)

Others

HP 15430A cable for synchronized master-slave operation of two ea HP 8175A

HP 10062A Protective Cover (protects front cover)

PERIPHERALS (recommended, others - refer to manual)

HP 2225A Thinkjet graphics printer (for local version refer to catalog)

HP 9122D dual, double-sided 3.5 inch flexible disc drive box of ten blank 3.5 inch double-sided discs

HP 10833A/D 1 meter (3.3 ft) / 0.5 meter (1.6 ft) HP-IB cable

^{**} available in July 86



Attachment 2 BASIC SUPPORT DATA WORKSHEET HARDWARE SUPPORT

Со	omponent Model # HP 8175A (or with Option # 001)	Division BID
Pro	oduct Line System	Model #	System Option #
I.	HARDWARE SUPPORT STRATEGY		
A.	STRATEGY: Check one or both boxes b	elow and complete applicable	sections that follow.
	On-Site 🗌 Bench 🗷		
В.	COMMENTS ON STRATEGY:Component Level Repair		
C.	POTENTIAL SUPPORT PROBLEMS:	Three Pods (15461A, 154 been put on Blue Stripe	62A and 15464A) have Program.
II.	SCHEDULED MAINTENANCE		
A.	ROUTINE PREVENTATIVE MAINTER	NANCE: (Show preventative	maintanance time only.)
		Bench	On-Site
	1. PM Cycle:	$\frac{N/A}{PM/yr}$	$\frac{N/A}{N}$ PM/yr
	0.4.	(XX)	(XX)
	2. Average PM Time:	$\frac{N/A+}{(xx.x)}$ h/PM	$\frac{N/A}{(xx.x)}$ h/PM
B.	CALIBRATION: Full specification check		(Allin)
	1. Is calibration: (Check one or both boxe Manual 区 Automated 区		nanual and automated data below.)
	2. Automated tests are performed on: S	CAT 🗆 PCU 🗀 Oti	ner 🗵
	If Other, describe Series 200 Con	troller with VERICAL D	sc
		Bench	On-Site
	3. Calibration Cycle:	1 Cal/yr	N/A Cal/yr
	4.4. 615	(xx)	(XX)
	4. Average Cal Time: (Manual)	$\frac{5.0}{(xx.x)}$ h/Cai	$\frac{N/A'}{(xx.x)}$ h/Cal
	(Automatic)	$\frac{3.0}{(xx.x)}$ h/Cal	$\frac{N/A}{(xx.x)}$ h/Cal
	5. Is calibration required as part of: Rep	oair 🗌 PM 🗌 Other	
	If other, specify		
C.	OPERATION VERIFICATION. Short propublished specifications.	ocedure providing a 90% level	of confidence that the product meets its
	1. Is operation verification: (Manual 🗵)	Automated 🗵	
	2. If automated, are tests performed on:	SCAT PCU C	Other 🗵
	If Other, describe Series 200 Con	troller with VERICAL Di	SC

•		Bench	On-Site
	3. Op Ver Cycle:	$\frac{N/A}{OV/yr}$	$\frac{N/A}{\sqrt{N}}$ OV/yr
Statement		(XX)	(XX)
	4. Average OP Ver Time:	(2.0) $\frac{1.5}{(xx.x)}$ h/OV	$\frac{N/A+}{(xx.x)}$ h/OV
)	5. Operation verification is a require		(XX.X)
		er	
	If other, specify		
D	•		
U.	FUNCTIONAL TEST. Verifies that		nctions.
		Bench	On-Site
	Functional Test Cycle:	$\frac{N/A}{(xx)}$ FT/yr	$\frac{N/A}{(xx)}$ FT/yr
	2. Ave Functional Test time:	0.5 h/FT	
	- vivo i dilettomar lest time.	(XX.X)	$\frac{N/A}{(xx.x)}$ h/FT
	3. Is a functional test required as part	t of:	
	Repair 🗷 PM 🗌 Cal	☐ Other ☐	
	If other, specify FT is part of	OP Ver	
III.	UNSCHEDULED MAINTENANCE	- REPAIRS	
Α.		-	diagnose the fault, determine the cor-
	rective action and replace defective c	omponents. Does <i>not</i> include post-r	epair testing, (part B below)
		Bench	On-Site
	1. Est Failure Factor*:	Bench 0.15 Fail/inst-vr	On-Site
	1. Est Failure Factor*:	0.15 Fail/inst-yr	On-Site N/A Fail/inst-yr (xx)
	 Est Failure Factor*: Mean Time to Repair: 	0.15 Fail/inst-yr (xx) 5.0 h/repair	$\frac{N/A}{(xx)}$ Fail/inst-yr
)	2. Mean Time to Repair:	$ \begin{array}{c} $	$\frac{N/A}{(xx)}$ Fail/inst-yr $\frac{N/A}{(xx.x)}$ h/repair
<u>.</u>	2. Mean Time to Repair:3. Average Parts Charge:	$ \begin{array}{c} $	$\frac{N/A}{(xx)}$ Fail/inst-yr $\frac{N/A}{(xx.x)}$ h/repair
)	 Mean Time to Repair: Average Parts Charge: (Use List Price) 	$ \begin{array}{c c} \hline 0.15 & Fail/inst-yr \\ \hline (xx) & \\ \hline 5.0 & h/repair \\ \hline (xx.x) & \\ \hline 100 & S/repair \end{array} $	$\frac{N/A}{(xx)}^{\dagger} Fail/inst-yr$ $\frac{N/A}{(xx.x)}^{\dagger} h/repair$ $\frac{N/A}{(xxxx)}^{\dagger} \$/repair$
)	 Mean Time to Repair: Average Parts Charge: (Use List Price) * Data should be based on 2000 opera 	$ \begin{array}{c c} \hline 0.15 & Fail/inst-yr \\ \hline (xx) & \\ \hline 5.0 & \\ (xx.x) & \\ \hline 100 & \\ (xxxx) & \\ \hline (xxxx) & \\ \end{array} $ S/repair	$\frac{N/A}{(xx)}$ Fail/inst-yr $\frac{N/A}{(xx.x)}$ h/repair $\frac{N/A}{(xx.x)}$ \$/repair
) :	 2. Mean Time to Repair: 3. Average Parts Charge: (Use List Price) * Data should be based on 2000 opera conditions. Failure factor is calculated. 	$\frac{0.15}{(xx)}$ Fail/inst-yr $\frac{5.0}{(xx.x)}$ h/repair $\frac{100}{(xxxx)}$ \$/repair ating hours/year of product use under ted as the annualized percent Failure	$\frac{N/A}{(xx)}$ Fail/inst-yr $\frac{N/A}{(xx.x)}$ h/repair $\frac{N/A^{\dagger}}{(xx.xx)}$ \$/repair $\frac{N/A^{\dagger}}{(xxxx)}$ some and operating a Rate divided by 100.
В.	 Mean Time to Repair: Average Parts Charge: (Use List Price) Data should be based on 2000 opera conditions. Failure factor is calculated. POST-REPAIR CALIBRATIONS/O	100 S/repair ating hours/year of product use under ted as the annualized percent Failure PERATION VERIFICATIONS/FI	N/A Fail/inst-yr N/A h/repair (xx.x) N/A s/repair (xxxx) N/A s/repair (xxxx) Rate divided by 100.
В.	 2. Mean Time to Repair: 3. Average Parts Charge: (Use List Price) * Data should be based on 2000 opera conditions. Failure factor is calculated. 	0.15 Fail/inst-yr (xx) 5.0 h/repair (xx.x) 100 S/repair (xxxx) ating hours/year of product use under ted as the annualized percent Failure PERATION VERIFICATIONS/FUr the repair differs from that shown in	N/A Fail/inst-yr N/A h/repair (xx.x) N/A s/repair (xxxx) N/A s/repair (xxxx) Rate divided by 100.
В.	 Mean Time to Repair: Average Parts Charge: (Use List Price) Data should be based on 2000 opera conditions. Failure factor is calculated to perform these operations after the second conditions of the second conditions. 	0.15 Fail/inst-yr (xx) 5.0 h/repair (xx.x) 100 S/repair (xxxx) ating hours/year of product use under ted as the annualized percent Failure PERATION VERIFICATIONS/FUr the repair differs from that shown in	N/A Fail/inst-yr N/A h/repair (xx.x) N/A s/repair (xxxx) N/A s/repair (xxxx) Rate divided by 100.
В.	 Mean Time to Repair: Average Parts Charge: (Use List Price) Data should be based on 2000 opera conditions. Failure factor is calculated to perform these operations after charges below: otherwise enter "N/C" 	0.15 Fail/inst-yr (xx) 5.0 h/repair (xx.x) 100 S/repair (xxxx) ating hours/year of product use under ted as the annualized percent Failure PERATION VERIFICATIONS/FUr the repair differs from that shown in	N/A Fail/inst-yr N/A h/repair (xx.x) N/A s/repair (xxxx) N/A s/repair (xxxx) Rate divided by 100.
В.	 Mean Time to Repair: Average Parts Charge: (Use List Price) Data should be based on 2000 opera conditions. Failure factor is calculated to perform these operations after charges below: otherwise enter "N/C" 	0.15 Fail/inst-yr (xx) 5.0 h/repair (xx.x) 100 S/repair (xxxx) ating hours/year of product use under ted as the annualized percent Failure PERATION VERIFICATIONS/FUr the repair differs from that shown in	N/A Fail/inst-yr N/A h/repair (xx.x) N/A s/repair (xxxx) N/A s/repair (xxxx) r normal environmental and operating e Rate divided by 100. INCTIONAL TESTS If the time ren Section II, please explain and show
В.	 Mean Time to Repair: Average Parts Charge: (Use List Price) Data should be based on 2000 opera conditions. Failure factor is calculated to perform these operations after charges below: otherwise enter "N/C" 	0.15 Fail/inst-yr (xx) 5.0 h/repair (xx.x) 100 S/repair ating hours/year of product use underted as the annualized percent Failure PERATION VERIFICATIONS/FU The repair differs from that shown in (No Change):	N/A Fail/inst-yr N/A h/repair (xx.x) N/A s/repair (xxxx) N/A s/repair (xxxx) normal environmental and operating e Rate divided by 100. INCTIONAL TESTS If the time ren Section II, please explain and show
В.	 Mean Time to Repair: Average Parts Charge: (Use List Price) Data should be based on 2000 opera conditions. Failure factor is calculated to perform these operations after charges below: otherwise enter "N/C" Explanation: N/C 	0.15 Fail/inst-yr	$\frac{N/A}{(xx)}$ Fail/inst-yr $\frac{N/A}{(xx,x)}$ h/repair $\frac{N/A}{(xx,x)}$ \$/repair r normal environmental and operating Rate divided by 100. JNCTIONAL TESTS If the time ren Section II, please explain and show $\frac{On-Site}{(xx,x)}$
В.	 Mean Time to Repair: Average Parts Charge: (Use List Price) Data should be based on 2000 opera conditions. Failure factor is calculated to perform these operations after charges below: otherwise enter "N/C" Explanation: N/C 	0.15 Fail/inst-yr	N/A Fail/inst-yr N/A h/repair (xx.x) N/A s/repair (xxxx) N/A s/repair (xxxx) normal environmental and operating e Rate divided by 100. NCTIONAL TESTS If the time ren Section II, please explain and show On-Site N/C h/Cal (xx.x) N/C h/OV
В.	 Mean Time to Repair: Average Parts Charge: (Use List Price) Data should be based on 2000 opera conditions. Failure factor is calculated to perform these operations after charges below: otherwise enter "N/C" Explanation: N/C. Average Cal Time: Average Time Op Ver Time: 	$\frac{0.15}{(xx)} \text{ Fail/inst-yr}$ $\frac{5.0}{(xx,x)} \text{ h/repair}$ $\frac{100}{(xxxx)} \text{ S/repair}$ ating hours/year of product use underted as the annualized percent Failure as the annualized percent Failure (No Change): $\frac{\text{PERATION VERIFICATIONS/FU}}{\text{In the repair differs from that shown is (No Change):}}$ $\frac{\text{Bench}}{(xx,x)}$ $\frac{\text{N/C}}{(xx,x)} \text{ h/Cal}$ $\frac{\text{N/C}}{(xx,x)} \text{ h/OV}$	$\frac{N/A}{(xx)}$ Fail/inst-yr $\frac{N/A}{(xx,x)}$ h/repair $\frac{N/A}{(xx,x)}$ \$/repair $\frac{N/A}{(xxxx)}$ \$/repair $\frac{N/A}{(xxxx)}$ \$ \$\frac{N}{(xxxx)}\$\$ \$f the time refunction II, please explain and show $\frac{N/C}{(xx,x)}$ h/Cal $\frac{N/C}{(xx,x)}$ h/OV
В.	 Mean Time to Repair: Average Parts Charge: (Use List Price) Data should be based on 2000 opera conditions. Failure factor is calculated to perform these operations after charges below: otherwise enter "N/C" Explanation: N/C Average Cal Time: 	0.15 Fail/inst-yr	N/A Fail/inst-yr N/A h/repair (xx,x) N/A s/repair (xxxx) N/A s/repair (xxxx) normal environmental and operating e Rate divided by 100. NCTIONAL TESTS If the time ren Section II, please explain and show On-Site N/C h/Cal (xx,x) N/C h/OV

- IV. OTHER HARDWARE SERVICES: Complete this section for base system, show only incremental time for options (if applicable).
- A. SITE PREP (On-Site only): Site review prior to installation to assess power and environmental requirements. Do not include travel time.
 - 1. SITE PREP Time: $\frac{N/A}{(xx.x)}h$
 - 2. When performed: N/A
- **B. INSTALLATION** (On-Site only): Inventorying, unpacking, installing and verifying the system is functioning (PT11). Start-up operator training (PT21). Do *not* include travel time.
 - 1. System Hardware integration and Startup: $\frac{N/A}{(xx.x)}$ h
 - 2. Start-up Operator Training: $\frac{N/A}{(xx.x)} h$
- C. LOANERS: If provision of loaner instruments is part of the service strategy for this product, attach a sheet giving model numbers needed, recommended quantity, and estimated probability of need.
- V. SPECIAL COSTS NOT COVERED ABOVE (Period Overhauls, Expensive Parts, PM Suppliers, Vendor Repairs, Special Cals, etc.)
- A. DESCRIPTION OF COSTS: N/A

	Bench	On-Site
B. TOTAL LABOR HOURS:	$\frac{N/A_1}{h/yr}$	N/A h/yr
C. TOTAL PARTS CHARGE:	$\frac{N/A^{ }}{\sqrt{N}}$ \$/yr	N/A \$/yr
D. ADDITIONAL COSTS:	N/A S/yr	N/A S/yr

Attachment BASIC SUPPORT DATA WORKSHEET HARDWARE SUPPORT

Co	mponent Model # HP 8175A	Option # _0	Division BID		
Pro	oduct Line System Mo	odel #	System Option #		
I.	I. HARDWARE SUPPORT STRATEGY				
A.	STRATEGY: Check one or both boxes below	w and complete appl	icable sections that follow		
	On-Site ☐ Bench ☒	and complete uppi	leadic sections that follow.		
В.	COMMENTS ON STRATEGY:Comp	onent Level Repa	ir		
C.	POTENTIAL SUPPORT PROBLEMS: _T				
	The Adjustm	ents are divided i	nto two parts: ADJ and EEPROM CAL.		
II.	SCHEDULED MAINTENANCE	al can be done on	nly with use of the ARB VERICAL Disc.		
Α.	ROUTINE PREVENTATIVE MAINTENA	NCE: (Show preven	tative maintanance time only		
		Bench	On-Site		
	1. PM Cycle:				
	iv i in Syele.	$\frac{N/A}{(xx)}$ PM/yr	$\frac{N/A}{(xx)}$ PM/yr		
	2. Average PM Time:	$\frac{N/A^{\perp}}{(xx.x)}$ h/PM	$\frac{N/A^{1}}{(xx.x)}$ h/PM		
Ð	CALIDDATIONS TO 1				
	 B. CALIBRATION: Full specification check and adjustment as needed. 1. Is calibration: (Check one or both boxes. If both apply, show both manual and automated data below.) Manual ☐ Automated ☑ 2. Automated tests are performed on: SCAT ☐ PCU ☐ Other ☑ 				
	If Other, describe Series 200 Contro				
	·	Bench	On-Site		
	3. Calibration Cycle:	$\frac{1}{(xx)}$ Cal/yr	$\frac{N/A}{(xx)}$ Cal/yr		
	4. Average Cal Time: (Manual)	٠, ,	$\frac{N/A}{N}$ h/Cal		
	(a.ia.i)	$\frac{N/A}{(xx.x)}$ h/Cal	$\frac{1}{(xx.x)}$		
	(Automatic)	$\frac{1.5}{(xx.x)}$ h/Cal	$\frac{N/A}{(xx,x)}$ h/Cal		
	5. Is calibration required as part of: Repair	☑ PM □	Other		
	If other, specify				
C.	OPERATION VERIFICATION. Short proceed published specifications.	dure providing a 90%	e level of confidence that the product meets its		
	1. Is operation verification: (Manual ☒)	Automated 🗷	•		
	2. If automated, are tests performed on: SO		Other 🔀		
	If Other, describe Series 200 Controll		and the second of the second o		
	and the second the second of the second that the second of		The first of the f		

•	3. Op Ver Cycle:	Bench $\frac{N/A}{(xx)}$ OV/yr	On-Site $\frac{N/A}{(xx)}OV/yr$
el e Albida	4. Average OP Ver Time:	$\frac{(1.5) \frac{1.0}{(xx.x)} \text{ h/OV}}{(xx.x)}$	$\frac{N/A}{(xx.x)} h/OV$
,	5. Operation verification is a required part ■ PM □ Other		
	If other, specify		
D.	. FUNCTIONAL TEST. Verifies that the	product performs its designed	functions.
		Bench	On-Site
	1. Functional Test Cycle:	$\frac{N/A}{(xx)}$. FT/yr	$\frac{N/A}{(xx)}$ FT/yr
	2. Ave Functional Test time:	$\frac{0.5}{(xx.x)} h/FT$	$\frac{N/A}{(xx.x)}h/FT$
	3. Is a functional test required as part of	:	
	Repair PM Cal Cal If other, specify FT is part of OF	Other Ver	
111.	UNSCHEDULED MAINTENANCE -	REPAIRS	
A.	DIAGNOSIS AND REPAIR. Time and rective action and replace defective com	ponents. Does <i>not</i> include post	d diagnose the fault, determine the cor- repair testing, (part B below).
		Bench	On-Site
	1. Est Failure Factor*:	0.15 Fail/inst-yr	$\frac{N/A}{(xx)}$ Fail/inst-yr
	2. Mean Time to Repair:	$\frac{3.0}{(xx.x)}$ h/repair	$\frac{N/A}{(xx.x)}$ h/repair
	3. Average Parts Charge: (Use List Price)	80 S/repair	$\frac{N/A}{(xxxx)}$ \$/repair
	 Data should be based on 2000 operating conditions. Failure factor is calculated 	g hours/year of product use und as the annualized percent Failu	ler normal environmental and operating are Rate divided by 100.
В.	POST-REPAIR CALIBRATIONS/OPE quired to perform these operations after the charges below; otherwise enter "N/C" (N	ne repair differs from that shown	FUNCTIONAL TESTS If the time re- n in Section II, please explain and show
	1. Explanation: N/Ci		
		Bench	On Cite
	2. Average Cal Time:	$\frac{N/C}{(xx,x)}$ h/Cal	On-Site <u>N/C ;</u> h/Cal (xx.x)
	3. Average Time Op Ver Time:	$\frac{N/C}{(xx.x)} h/OV$	$\frac{N/C}{(xx.x)} h/OV$
	4. Average Funct Test Time: (Use List Price)	$\frac{N/C}{(xx,x)}$ h/FT	$\frac{N/C+}{(xx.x)}$ h/FT

- IV. OTHER HARDWARE SERVICES: Complete this section for base system: show only incremental time for options (if applicable).
- **A. SITE PREP** (On-Site only): Site review prior to installation to assess power and environmental requirements. Do *not* include travel time.
 - 1. SITE PREP Time: $\frac{N/A}{(xx,x)}h$
 - 2. When performed: N/A
- **B. INSTALLATION** (On-Site only): Inventorying, unpacking, installing and verifying the system is functioning (PT11). Start-up operator training (PT21). Do *not* include travel time.
 - 1. System Hardware integration and Startup: $\frac{N/A^{\frac{1}{2}}}{(xx.x)}$ h
 - 2. Start-up Operator Training: $\frac{N/A}{(xx.x)}h$
- **C. LOANERS:** If provision of loaner instruments is part of the service strategy for this product, attach a sheet giving model numbers needed, recommended quantity, and estimated probability of need.
- V. SPECIAL COSTS NOT COVERED ABOVE (Period Overhauls, Expensive Parts, PM Suppliers, Vendor Repairs, Special Cals, etc.)
- A. DESCRIPTION OF COSTS: N/A

	Bench	On-Site
B. TOTAL LABOR HOURS:	$\frac{N/A}{h/yr}$	<u>N/A</u> h/yr
C. TOTAL PARTS CHARGE:	$\frac{N/A}{ }$ \$/yr	N/A S/yr
D. ADDITIONAL COSTS:	$N/A \mid S/yr$	N/A S/yr

OP

ARB INSTALLATION INSTRUCTIONS

IMPORTANT

NOTE for Kits 08175-68701 and 08175-68702:

Before you start on this modification, ensure that the letter enclosed with this Kit has to be sent to the customer AND THAT HE HAS RE-AFFIRMED HIS INTENTION to have the modification fitted.

If the modification IS to be done, send the 3.5" disc (Data Conversion Program 08175-12305, enclosed with this Kit) with the instrument when you return it to the customer.

Do NOT sent the disc if the instrument is to be returned unmodified!

This action does NOT apply to Kit 08175-68703,

because the firmware is compatible. For this reason, neither the customer letter nor the disc are included in Kit 08175-68703.

These instructions explain how to install the ARB Option (002) in the 8175A. There are three different categories of retrofit possible, which depend on the serial number of the standard 8175A:

For S/N	Kit	P/N	Procedure
2514G00111 to 2520G00270	 Retro Kit 1	08175-68701	@ _
2549G00271 to 2549G00325	Retro Kit 2	08175-68702	#
2612G00326 and above	Retro Kit #002	08175-68703	*

NOTE:

The signs: @, #, * identify which steps are required for the particular serial numbers.

WARNING

The ROM's and the boards in this instrument are static sensitive.

Please use standard ESD precautions whenever the units covers are removed.

OPTION and **RETRO** KITS (General)

With the 8175A switched OFF, disconnect the power cord.


- ## 1. Unscrew and remove the 4 rear frame feed of the instrument.
- @#* 2. Unscrew and remove the cover bottom cabinet (MP5) and cover bottom (MP8) Adapter Ground 1 and 2 (two strips of metal) are no longer used. (Note the different lengths of 3 and 11 screws!)
 - $\sqrt{\omega}$ 3. Fit bumper (0403-0285) to the circuit side of the A50 as shown in Fig. 1.
 - , @#* 4. Carefully plug BD-AY-ARB A70 into the lowest "slot" of the Mother Board.
 - Install one Core Assy (08175-61619) on each Output Cable and fix it with two ty-wraps (one on each side) approx. 1 inch behind the SMB-Connector.

 OUTPUT A

 W10 J702 blue shrink tubing

 OUTPUT B

 W11 J703 white shrink tubing
 - ## 6. Connect the Output and Trigger cables to the A70 board.
 - $\sqrt{\omega}$ # 7. Use the adhesive tape to fix the insulator sheet to the cover bottom.
 - / Install the cover bottom back in position, refit and tighten the cover bottom screws (3 short / 11 long).
 - @#* 9. Install the cover bottom cabinet back in position.



- 3 -

RETRO KITS (Specific)

@# 10. Unscrew and remove the cover top cabinet (MP4).

Umscrew and remove the cable clamp top (MP16) and disconnect both cable ribbon from A20 Bd.-Assy-CPU.

@# 12. Unscrew and remove cover rear (MP23).

@# 13. Remove Bd.-Assy-CPU (08175-66520) from its slot (Use the Extractors).

@ RETRO KIT 1 (Specific)

14. Install the new Bd.-Assy-CPU (08175-66524), connect the cable ribbon, refit the cable clamp and tighten the screw.

 ν 15. Unscrew and remove the cover top front (MP9) and the cover top (MP10).

WARNING

Hazardous voltages are present on the A10 board and dangerous energy is stored even after power is removed. C2/R3 and C3/R4 have a discharge time constant of approx. 100 seconds. The primary voltage lines have approx. 300 V across them, + and - 150V DC to ground. Therefore, wait at least five minutes for capacitors to discharge before servicing the power supply board.

- Disconnect the FAN-Cables. Unscrew and remove carefully the Power Supply Bd. (Take special care when disconnecting MP53/54 from Power Switch S1). Unscrew and remove the insulator from the circuit side of this board.
- 17. Replace A10C2 and C3 (820 uF) with the new 1000 uF capacitors.
- 18. Install the insulator back in position. Carefully install the board back in position. Reconnect the FAN-Cables and refit the cover top.
- 19. Disconnect the 3 SMB-Cables from the A30 Bd.-Assy-Clock.
 - Remove the A30 board from its slot and plug it into the Service Connector on top of the Mother Board. Switch the instrument ON and verify that the power on self test message indicates a "Power-Up Complete".
 Check and readjust if necessary the power supply voltages.
 - 21. Follow the Adjust Procedure, Para. 5-7, steps 3. and 5. of the 8175A O/S Manual (08175-90001).
 - 22. Switch the unit OFF. Install the Clock Board A30 back in position and reconnect the 3 SMB-Cables.

RETRO KIT 2 (Specific)

14. CPU Board A20: Replace the 8 old ROM's with 6 new ROM's. The chart below identifies which new ROM replaces a corresponding old one. Ensure that each ROM is correctly positioned on the board.

NEW ROM'S	OLD ROM'S
08175-13710	08175-13700
08175-13711	08175-13701
08175-13712	08175-13702
08175-13713	08175-13703
***	08175-13704
08175-13715	08175-13705
	08175-13706
08175-13717	- 08175-13707
	08175-13710 08175-13711 08175-13712 08175-13713

- 15. In addition, reposition (solder) Jumper wire from the W1 position to its W2 position. Also, solder the new board ID label -66524. This label will identify the board as now being a 08175-66524 board (A20 Bd.-Assy-CPU). Continue at step 22.
- 16. Plug the CPU Bd. into the Service Connector on top of the Mother Board. Switch the instrument ON and verify that the power on self test message indicates a "Power-Up Complete".

Check and readjust if necessary the power supply voltages.

Continue at step 23.

OPTION and RETRO KITS (General)

- @#* 23. Switch the unit OFF. Carefully re-assemble the instrument.
- @#* 24. Switch the unit ON and verify that the power up self test message shows a "Power-Up Complete" indication, and shows on the System Page the Arbitrary-Generator (ARB).

1 .

@#* 25. Follow the Performance Test for OPT 002, Chapter 4 of the O/P Manual OPT 002 (08175-90016).

08175-90021

Dear

Re: Your order

for OPT 002 Upgrade Kit, part number 08175-68701 / 08175-68702

Thank you very much for the above order. This letter is just to remind you that, when modified, your HP8175A will not only include the ARBITRARY WAVEFORM GENERATOR Option, but will be compatible with current models, i. e., the data file format will be changed.

This means, any data stored in the HP8175A will be lost. Also, any data files set up on disc either with the HP8175A as controller, or with an external controller, will no longer be readable!

To help you nevertheless use these files, a program will be returned with your modified HP8175A to convert the data.

The program is recorded on a 3.5" disc, and will run on any HP200/300 Series Computer with BASIC 3.0. The disc is single-sided formatted.

Brief Operating Instructions are included with the disc for use with HP Series 200 Model 9816 Computer. For other HP Series 200/300 computers, you may have to modify the operating procedure a little. If you have no HP Series 200/300 computer available, you may have to modify the program.

Here's what we suggest you do: if you have data in the HP8175A which you need, store it on a 3.5" disc if you have not already done so. Probably the easiest way is to use the HP8175A as system controller and store under HP8175A file type "all". Then get in touch with us to proceed with the modification. In the interest of protecting your data we will NOT proceed with the modification until we hear from you.

Yours faithfully,

8175A VERICAL REV. 4.0 BUGS:

- 1.) DATA CAPACITY TEST USING 5335A COUNTER/541118 SCOPE
 541110 RECOGNIZES SIGNAL OK THEN PROGRAM MOVES
 SIGNAR TO INPUT OF 5335A AND BEGINS COUNT,
 CONTINUES FOR OVER 1/2 HOUR WONT COME OUT OF LOSP.
 2.) PATTERN DURATION TEST WITH SERIAL CLOCK, SYNCHRONOUS
 OR ASYNCHRONOUS MODE, HANGS UP AFTER 5335A TRIG.
 LEVEL IS SET, GOES TO TACK MODE AND REMOTE LED
 GOES OUT.
- 3) REPORT FROM HP MIN, VIEW IS THAT LEVEL TEST AND
 THISTATE TEST WONT WORK BECAUSE 81614 WILL ONLY
 OUTPUT 5V, TEST CALLS FOR 9V WHICH THE 8/12A
 WILL PROVIDE (USED IN REV. 20 VERSION)

LEARN STRINGS: KEY TO FAST UPDATES ON THE HP 8175A




TABLE OF CONTENTS

Section										Page
INTRODUCTION.			•		•	•	•			2
TYPES OF LEARN STRINGS .			•	•	•		•	•	•	3
PULLING LEARN STRINGS FROM	HP 81	.75A	•	•	•	•	•	•		4
SENDING LEARN STRINGS TO HP	8175A		•		•	•	•	•		5
PROGRAMMING EXAMPLES: I/O WITH STRING VARIABLE	S				•	•			•	6
I/O WITH BUFFERS .	•	•	•		•					9
CONTENTS OF A LEARN STRING		•	•	•	•			•	•	14
TD STRING: SOFTWARE LOCATIONS			•	•	•					15
HARDWARE LOCATION		•	•	•	•		•	•	•	18
TF STRING: SOFTWARE LOCATIONS			٠.					. •		20
HARDWARE LOCATION	•			•			•	•		21
TQ STRING: SOFTWARE LOCATIONS				•			•			22
HARDWARE LOCATION	•	•	•			•		•		22
SET STRING - SOFTWARE LOCAT	IONS	•						•	•	23
CLC STRING - LOCATION 0 .			•				•	•	٠	23
CHANGING LEARN STRINGS - MC CHANGING DATA IN ARBIT	ORE P RARY	ROGE GEN	RAMM ERAT	ING E	XAMI NFIG	PLES: URAT	ION		•	24
CONVERTING TIMING FROM	1 SOF	TWAF	RE TO	HARE	WAR.	E FOR	MAT	•		27
COMPUTING SET STRING CH	HECK	SUMS	i .	•	•	•	•		•	28
CONCLUSION	•	•				•	•			30
A DDENIOLY, DROCE AMMING INFO	OD MA	TION								31

INTRODUCTION

Learn Strings are simply strings of data produced by the HP 8175A that contain information about its current state (e.g. data in each address, timing, program page, control, etc.). Because these are simply binary strings, they can be transferred very quickly between a computer and the HP 8175A. One application would be to send a waveform from some other device (e.g. HP 1635 Logic Analyzer) thru a computer, to the HP 8175A for storage and later generation. Or, a large number of learn strings, each containing data for a different signal, could be stored on the computer's disk drive and rapidly sent back down to any software location or directly to hardware during a testing cycle. The computer could then be programmed to run any series of test signals automatically.

This guide outlines various methods of learn string transfers in both BASIC and PASCAL and includes a few sample programs to show examples of the exact syntax used in the commands (which can get tricky). Also, there is a brief description of what is actually in various learn strings so that you could conceivably produce your own (or better, alter existing) learn strings in a computer and then send the resulting waveform down to the HP 8175A.

This document assumes you have thorough knowledge of the HP 8175A and at least some familiarity with programming it through an HP-IB interface from a computer. A fair knowledge of either PASCAL or BASIC is also necessary to understand the programming examples. A quick summary and review of remote programming techniques for the HP 8175A in both languages is provided in the appendix. Good references for additional information are:

8175A Digital Signal Generator Operating and Programming Manual
BASIC 4.0 Language Reference Manual
HP PASCAL Language Reference Manual
PASCAL 3.1 Procedure Library Manual (particularly the first 9 chapters over I/O techniques).

TYPES OF LEARN STRINGS

The are 4 major learn strings that can be accessed on every HP 8175A:

<u>Mnemonic</u>	Information Contained
TD	Timing and Data, Program Page
TF	Output Flags
TQ	Input Trigger Words
SET	Entire Parameter Set

In addition, on HP 8175A with Option 002 (Arbitrary Waveform Generator), there is one additional string for the calculator:

CLC Arbitrary Waveform Calculator Module

PULLING LEARN STRING FROM THE HP 8175A

To pull one of these string from the HP 8175A into the computer, the computer must send a query message asking for it. The message is itself a string consisting of simply the appropriate mnemonic followed by a question mark and the memory location to pull the string from. The following commands will request the Timing and Data string from all possible locations:

TD?0 TD?1 TD?2 TD?3	Timing and Data in ACTUAL memory Timing and Data in location 1 (denoted LOC1 on System Storage page) Timing and Data in location 2 (denoted LOC2 on System Storage page) Timing and Data of ACTUAL memory set, but directly from hardware
------------------------------	---

The first three locations (0-2) are simply software storage and the strings pulled from each have identical formats. Location 3, however, comes preformatted from the hardware and thus is very different. Therefore, even though the information is the same, strings pulled from locations 0, 1, or 2 can not be sent back to location 3 on the HP 8175A and vice versa.

The strings TD, TF, and TQ can all be pulled from any of the four locations (0-3). The SET string can only be pulled from the first three software locations (0-2) and not directly from hardware (3). The CLC string can only be pulled from ACTUAL memory (0) because it is never stored in either of the other two software locations, nor on the hardware.

Below are all possible strings that can be received or sent and their lengths:

Query String	Location	Length (bytes)
TD?	0/1/2 3	8787 5897
TF?	0/1/2 3	300 516*
TQ?	0/1/2 3	69 516*
SET?	0/1/2	10244
CLC?	0	799

^{*}These two strings, TF and TQ, when pulled from hardware (location 3) are actually identical because on hardware, the output flags from TF are directly linked to the input trigger patterns from TQ that they are associated with. Thus, on hardware, the two strings are massaged into one longer string which can be pulled up with either TF?3 or TQ?3.

SENDING LEARN STRINGS TO THE HP 8175A

To return the strings back to the HP 8175A, the same mnemonics for each string are used (without the question mark, of course). This is followed directly by the location, a comma, and then the learn string to be returned. It is very important that all this be sent without any end-of-line characters or other terminators separating the various parts. The following is an example with TD again. Here it is assumed that Soft\$ contains a learn string from one of the three software locations (0-2) and that Hard\$ contains a learn string from the hardware location:

TD0, Soft\$

TD1, Soft\$

Sends string to ACTUAL memory location

Sends string to memory storage location 1

Sends string to memory storage location 2

TD2, Soft\$

TD3, Hard\$

Sends string to ACTUAL location, but directly to hardware

Note that the same string could be sent to all three software locations, but not to the hardware.

PROGRAMMING EXAMPLES

Following are various examples of how to pull learn strings from an HP 8175A, store them in a disk file, and send them back. They are intended only to be examples, not actual application, and it is assumed you can pick and choose what you need from each for your own use. The programs are fairly short (although the listings here are filled with comments to make them clear, and thus look long) and show only some of the more basic techniques for I/O with the HP 8175A. For more advanced applications, please refer to the manuals suggested in the Introduction.

I/O WITH STRING VARIABLES

Since the learn strings are really just a series of bytes, it is convenient to store them in a string variable where each element can be accessed individually. Unfortunately, this technique is only really practical in BASIC as PASCAL limits its string length to 255 characters, shorter than most of the learn strings on the HP 8175A. Therefore, only BASIC examples are given here.

Below is a program that simply pulls a string from the HP 8175A and writes it to a disk file called LEARN. (NOTE: Be sure that the file LEARN does not already exist on your disk as this program will try to CREATE it and it is an error to CREATE a file that already exists in BASIC):

```
!This program pulls up a learn string and stores it to disk using .
10
      istring variables.
20
30 DIM B$[10250]
      !Dimension a string big enough for any learn string
40
50 CREATE ASCII "LEARN",45
      !Create an ASCII file large enough to hold string on disk
      !If file already exists, an error is generated. Existing files need only
60
70
      the opened with the ASSIGN statement below
80
90 ASSIGN OFIL TO "LEARN"
100 ASSIGN GARD TO 720
      !Establish IO paths for the file and the HP 8175A (at address 720 on HPIB)
110
120 PRINT "GETTING LEARN STRING . . . .
130 OUTPUT @Arb: "SET?0"
      !Query HP 8175A to send a learn string over
150 ENTER @Arb USING "-K";8$
       !Enter string from HP 8175A. The USING statement insures string won't
       Iterminate on a LF or CR character. Will wait for end signal from Arb
160
170
180 OUTPUT @Arb: "LO"
       !Return HP 8175A to Local control
190
200 PRINT "STRING LENGTH = ";LEN(8$)
210 PRINT "WRITING STRING TO FILE . . . "
 220 OUTPUT @Fil;B$
        !Write string out to file
 230
 240 ASSIGN @Fil TO *
        (Close file
 250
 250 PRINT "FINISHED"
 270 END
```

The comments in the program are hopefully clear enough, but a couple of things are worth noting. The OUTPUT statements here all contain complete commands so they must be terminated by an end-of-line character. OUTPUT does this automatically unless a trailing semicolon is put after the statement to suppress it. This will be very important in the next example.

The ENTER statement in line 150 is what actually accepts the learn string from the HP 8175A into the string variable B\$. The USING "-K" option is necessary to keep the input from ending prematurely if one of the characters in the string happens to be a Line Feed or Carriage Return. With this option, all characters sent are entered directly into the string until the HP 8175A sends an end of transmission signal.

The next example reads the string just stored in the disk file LEARN and sends it back to the HP 8175A

```
!This program retrieves a previously stored learn string from disk and !sends it down to the HP 8175A using string variables.
30 DIM B$[10250]
      !Dimension a string big enough for any learn string
50 ASSIGN @Fil TO "LEARN"
60 ASSIGN @Arb TO 720
      !Establish IO paths for the file and HP 8175A (at address 720 on the HPIE)
80 PRINT "READING FILE . . . "
90 ENTER @Fil;B$
      !Get string from disk file
110 PRINT "STRING LENGTH = ";LEN(8$)
120 PRINT "SENDING TO HP 8175A . . . .
130 OUTPUT @Arb; "SET0,";8$;
       !Send it to the HP 8175A. Note the semicolon separating the header
        Istring and 8% and the one trailing. These suppress CR/LF and are ab-
150
        !solutely necessary or all data sent is lost. Alternatively, the header
160
        !could be appended to the beginning of B$ directly: B$="SET0,"&B$
170
        !The two can also be output separately, but the trailing semicolons must
180
        !remain: OUTPUT @Arb; "SETO, ";
                                           OUTPUT @Arb;B$;
190
200 OUTPUT @Arb: "LO"
        !Return HP 8175A to Local control
210
220 ASSIGN @Fil TO *
230
        !Close file
240 PRINT "FINISHED"
250 END
```

Note here the ENTER statement is used without the USING option because it is retrieving the string from a disk file and the option is unnecessary. The statement simply loads the string variable B\$ with all data from the file until it reaches the end of file or fills the string.

The OUTPUT statement in line 130 is an example of the use of a trailing semicolon to suppress the end of line character. Note also the semicolon between the header string ("SETO,") and the learn string itself, assuring that the whole string is sent as continuous data. As mentioned in the comment, this could have also been sent with separate statements (both with trailing semicolons) or as one string.

Both of these programs were made very general on purpose so they could be used to pull up any learn string from any location simply by changing the query/header strings sent. For example, to pull up the flags directly from the hardware, simply change the OUTPUT statement in line 130 of the first program so it sends the query string "TF?3" instead of "SET?0". Similarly, to send this string back, change the header string of the OUTPUT statement in line 130 of the second program to send "TF3," instead of "SET0,". Of course, to save memory, it would also be a good idea to change the string dimension of B\$ so that it is just the right size for the learn string you require.

I/O WITH BUFFERS

7

Using buffers to transmit and receive learn strings can be faster than normal string variables and it allows much larger strings to be transmitted. Once in a buffer, the contents can be read into an array in PASCAL to access the individual bytes or to write to a file. In BASIC the buffer can be transferred directly to a file and, if the buffer is named, the individual elements can be accessed through the variable name. For more detailed information on buffers, see the BASIC Language Reference Manual or the PASCAL 3.1 Procedure Library Manual.

In the following BASIC program (see next page), a string is read from the HP 8175A into a buffer named B\$ and then transfered directly into a disk file. Then, when you press the CONTINUE softkey, the program retrieves the learn string from the file and sends it back to the HP 8175A. (NOTE: Here again, make sure LEARN does not already exist on your disk as this will generate an error when this program tries to CREATE it.)

A few things worth noting about the program are:

The file created here must be a BDAT, not ASCII, as only this file type is allowed in transfer operations.

The program uses OUTPUT again in line 160 to query for the desired learn string, but then brings it in using TRANSFER. The first one (line 180) transfers data from the HP 8175A to the buffer, simultaneously, the second one (line 220) is transfering the same data into the file. The two TRANSFERS are overlapping, so they can not only fill the buffer from the HP 8175A and empty it into the file at the same time, but the program could also continue doing other things while they were running. In this case, however, it must wait for them to finish because the next statement (line 270) can't output the Local command until the interface is free.

Line 350 sends the header string (note the trailing semicolon) to prepare the HP 8175A for the return of the learn string. Then lines 430 and 460 use another pair of overlapping TRANSFER's to get the data from the file into the buffer and then into the HP 8175A.

Note the comments under each TRANSFER statement as they often give alternate methods which might fit your application more appropriately. Again, this program can use any learn string by simply changing the "SET" header and query strings.

```
! This program pulls a learn string from the HP 8175A, stores it to disk
10
     ! and then sends it back. All transfers are done with buffers.
30 DIM 8$[10250] BUFFER
      !Dimension a Buffer big enough for any learn string
40
50 CREATE BDAT "LEARN",1,10250
      !Create a Binay Data file on disk to hold learn string
60
70
      !If the file already exists, an error will be generated. Old files
80
      lonly need to be opened with the ASSIGN statement below.
90 ASSIGN @Buf TO BUFFER B$
100 ASSIGN @Arb TO 720
110 ASSIGN @Fil TO "LEARN"; FORMAT ON
      !Establish IO paths for the Buffer, the HP 8175A and the File
130
      !Note: 720 is the address of the HP 8175A on the HP-IB interface
             FORMAT ON specifies file will be ASCII codes
140
150 PRINT "GETTING A LEARN STRING FROM HP 8175A . . . "
160 OUTPUT @Arb; "SET?0"
170
       !Query HP 8175A for a learn string
130 TRANSFER GARD TO GBuf; END
       !Transfer data from HP 8175A to the Buffer until END signal is received
190
       Ifrom the HP 8175A. Could also use a COUNT transfer if you know the
200
       lexact string size: TRANSFER QArb TO QBuf; COUNT Bufsize
210
220 TRANSFER @Buf TO @Fil;END
       !Transfer the contents of the buffer into the file. END updates the EOF
230
       !(End Of File) pointer when transfer is complete (i.e. buffer empty)
240
       !Note that these transfers are overlapping; data flows into the buffer
250
       !form the Arb and out of the buffer into the file at the same time.
250
270 OUTPUT @Arb; "LO"
       !Return HP 8175A to Local mode after transfers are complete
280
290 ASSIGN @Fil TO *
       !Close file on disk
300
310 PRINT "GOT IT. WAITING--HIT CONTINUE"
320 PAUSE
330 ASSIGN @Fil TO "LEARN"
340 PRINT "SENDING LEARN STRING BACK . . . "
350 OUTPUT @Arb; "PRE"
       !Reset HP 8175A to standard settings (not really necessary)
360
370 OUTPUT @Arb; "SET0,";
       !Prepare HP 8175A for the string to be sent back. The trailing semicolon
380
       lis very necessary to suppress the CR/LF normally sent by OUTPUT
390
       !Alternatively, this string could be written directly to the buffer
400
       !before reading data from the file: OUTPUT @Buf; "SETO,";
410
420
       !Then the whole thing would be transfered directly
430 TRANSFER @Fil TO @Buf; END
       !Transfer data from file to the buffer until EOF is reached. (A COUNT
440
       !transfer as above could also be used here.)
450
460 TRANSFER @Buf TO @Arb
       !Send data from buffer to HP 8175A until buffer is empty. Do NOT use
470
       !an END transfer for this as that terminates with CR/LF, causing an
430
       !error and complete loss of data sent. Transfers are overlapping.
490
500 OUTPUT @Arb;"LO"
510 ASSIGN @Fil TO *
520 PRINT "FINISHED"
530 END
```

The next program is in PASCAL and contains two procedure to do the transfering in both directions: From Arb to Disk and From Disk to Arb. The main body of the program simply serves to call each of these at appropriate times and print messages to the screen. (NOTE: In PASCAL, if the filename used (here called SomeFile) already exists, it will simply be overwritten with no warning given!):

```
program LearnStrings (input,output);
{Contains procedures to pull a learn string from the HP 8175A and store it in
 a disk file. This same is string is then pulled off the disk and sent back
 to the HP 8175A. All transfers are done with buffers.}
                                       {General IO functions - see the Pascal}
                iodeclarations,
  import
                                       {3.1 Workstation System Manual for
                general_1,
                                                                              }
                                        {information on each.
                general_2,
                general_4;
                                {Large enough for any learn string}
  const BufSize = 10250;
                                {Address of HP 8175A on HP-IB interface}
        Arb = 720:
        c:char;
  var
procedure From_Arb_to_Disk;
{Transfers Learn string from HP 8175A and stores in a disk file}
  type Storage = packed array [1..BufSize] of char;
        BufName:buf_info_type;
  var
        StoreArray:Storage:
        f:file of Storage:
        MaxSize, postinteger:
        A_Char:char:
 begin
                                        {Allocate buffer space}
   iobuffer (BufName, BufSize);
                                        {Clear buffer}
   buffer_reset (BufName);
                                        {Query for Learn String}
   writestringln (Arb, 'SET?0');
   transfer_end (Arb,serial_fastest,To_Memory,BufName);
                {Pulls in all data sent from HP-8175A until an end signal is
                 received. Could also use a count transfer if exact size known:
                 transfer (Arb,serial_fastest,To_Memory,BufName,BufSize);}
                                         {Returns HP 8175A to Local mode}
   writestringln (Arb,'LO');
                                         {Find exact size of buffer}
   MaxSize:=buffer_data(BufName);
   write ('String length = ', MaxSize:1,' . . ');
                                        {Read all characters out of the buffer}
   for pos:=1 to MaxSize do begin
                                        {and store them in a packed array.
     readbuffer (BufName,A_Char);
     StoreArray[posl:=A_Char:
   end;
                                 {Create an actual disk file associated with f}
   open (f,'SomeFile');
                                 {Overwrites 'SomeFile' if it already exists!!}
                                 {Write the packed array to it}
   write (f,StoreArray);
                                 {Close the file and make it permanent ('lock')}
   close (f,'lock');
 end:
```

```
procedure From_Disk_to_Arb;
{This procedure takes a learn string previously stored on disk and sends it
 down to the HP 8175A}
 type Storage = packed array [1..BufSize] of char;
        BufName:buf_info_type;
  var
        StoreArray:Storage:
        f:file of Storage:
        pos:integer:
begin
                                        {Allocate Buffer space}
  iobuffer (BufName, BufSize);
                                        {Clear Buffer}
  buffer_reset (BufName):
                                {Open a file containing a learn string}
  open (f,'SomeFile');
                                {Read file into array}
  read (f,StoreArray);
                                {Close file}
  close (f, 'lock');
  for pos:=1 to ord(StoreArray[3])*256+ord(StoreArray[4])+4 do
    writebuffer (BufName,StoreArray[pos]);
                (Write each character into the buffer. Note that bytes 3 and
                 4 in every learn string contain the number of active bytes in
                 the string (plus 4 bytes for the header). Byte 3 is MSB}
  write ('String Length = ',buffer_data(BufName):1,' . . ');
                               (Prepares HP 8175A for data transfer. Note that
  writestring (Arb,'SET0,');
                                 writestring does NOT send a CR/LF!
                                  Alternatively, this could have been put in the
                                  buffer directly before the data:
                                    writebuffer_string (BufName,'SET0,');}
  transfer (Arb, serial_fastest, From_Memory, BufName, buffer_data(BufName));
            {Here the count transfer must be used to suppress any CR/LF}
   writestringin (Arb, 'LO'): {Return HP 8175A to Local mode}
 end:
 {MAIN program}
 begin
                         {Reset all interfaces}
   ioinitialize:
   write ('Bringing in a learn string from Arb . . . ');
   From_Arb_to_Disk;
                                         Hit Return');
   writeln ('finished.'); writeln('
   read (c);
   write ('Sending learn string back to Arb . . . ');
   From_Disk_to_Arb;
   writeln ('finished.'); writeln('
                                         Hit Return');
   read (c);
                         {Reset all interfaces for program end}
   iouninitialize;
 end.
```

First, note the modules imported at the beginning—these all come from the PASCAL system IO library, which must thus be accessible when running the program. The best way to do this is to P-load this library into memory (with the P command) before attempting to execute the program.

The ioinitialize/iouninitialize pair bracketing the MAIN program simply clear the interfaces (i.e. the HP-IB) before starting/finishing I/O operations. It is a good idea to use these around any program that does I/O, but beware of calling them too quickly after your last input or output statement as they immediately clear all data on the interface, so your last statement might not get through in time.

Instead of BASIC's OUTPUT statement, PASCAL uses two separate statements: writestring and writestringin. The first acts like OUTPUT with a trailing semicolon, that is, no end of line characters are sent. The second is like a normal OUTPUT and does send an end of line character. PASCAL also offers a wide variety of other output (and input) statements described in the PASCAL 3.1 Procedure Library.

In procedure From Arb to Disk, the buffer is first created (iobuffer) and then cleared (buffer reset). The query string is sent with writestringin and then a transfer end is used to bring all the data into the buffer. This statement will not terminate until the buffer is full or the HP 8175A sends an end of transmission signal.

Unlike BASIC, PASCAL does not allow the buffer to be transferred directly to a file, so it is first read into a packed array (readbuffer) and then this array is written to a file declared to be of the appropriate type.

In procedure From Disk to Arb, the reverse process is done. First the file is read back into the array and then writebuffer reads it back into a buffer. This loop takes advantage of the fact that the third and fourth bytes of every learn string contain the total length of the string and uses this to set its upper limit (see the CONTENTS OF A LEARN STRING section of this manual).

A writestring then sends the header string to the HP 8175A (without an end of line) and the transfer sends all of the data in the buffer. Again, the _end suffix is not used here because that would send an end of line. Instead, a count transfer sends over the specified number of bytes.

Both of these transfers were serial; that is, the program must wait for them to be completed before continuing. PASCAL also supports overlap transfers. Refer to the PASCAL 3.1 Procedure Library Manual for information on all types of transfers and buffers.

One last thing to note about buffers in both PASCAL and BASIC is that they use dynamic variable space and pointers. Both languages have various routines to dispose of these pointers when the buffers are no longer needed so that this memory can be reclaimed for other uses. Refer to the appropriate Language manuals to determine what type of dispose might be best suited for your application.

CONTENTS OF A LEARN STRING

This section gives an overview of the structure of learn strings, as well as a detailed look at how data is stored in certain sections of the learn strings. With this information, you can easily alter a string in the computer to produce your own data, timing, trigger, and flag patterns to be sent back to the HP 8175A. Although the strings also contain various information over other parameters, such as programming, output control page, etc., this information is stored in large linked lists making it very difficult to alter correctly. It is recommended that for these changes, normal programming methods be used as they will invariably prove to be at least as fast, far more intuitive, and less error prone.

HEADER

All of the learn strings begin with a four byte header of the following form:

<u>Value</u>
35 ("#")
65 ("A")
MSB of length of string to follow
LSB of length of string to follow

So the first two bytes of every learn string are "#A", indicating that a binary string is to follow. The next two bytes indicate the string length. Note that when the length is computed from these bytes (i.e. Length=(Byte 3)*256+(Byte 4)), it only counts the number of "active" bytes following the header. The total length of the learn string then (as given in Types of Learn Strings section) is actually this number plus 4 for the four bytes of header on each.

After this header in all of the strings except for SET, the data begins immediately. In SET, two check sum bytes are sent directly after the length bytes (bytes 5 and 6) and then the data begins. These check sums are not trivial to calculate and if they are off, none of the data will be accepted by the HP 8175A. Furthermore, almost any changes you might want to make to data on the HP 8175A can be done through the other learn strings much more easily, so it is not recommended that this string be altered. It is, however, still a useful string to transfer back and forth for storage purposes because it does contain ALL of the current settings on the HP 8175A, so it can be used to quickly change from one test signal to another.

TD STRING - SOFTWARE LOCATIONS

The general structure of this string when taken from one of the software locations (i.e. Location 0-2) is as follows:

Byte Start	Length/Form	Contents
1	4 bytes	Header string
5	1024 x 6 bytes	Timing and Data
6149	6 bytes	Unused
6155	50 x 5 bytes	Label list
6405	1 byte	Timing type
6406	2 bytes	Fixed timing duration
6408	4 x 2 bytes	Program header
6416	255 x 9 bytes	Program page
8711	10 x 5 bytes	Program labels
8761	4 x 2 bytes	Program vector
8769	19 bytes	Mode and Control information
Total:	8787 bytes	

As mentioned before, the programming and mode information is in a linked list structure making it very difficult to change, so its contents will not be discussed here (bytes 6408-8787).

TIMING AND DATA: By far the most useful part of all the learn strings is this section on the timing and data information. This is where learn strings can be used to their greatest advantage when trying to save time in transfering data.

There are 6 bytes assigned to each programming address (0-1023) on the HP 8175A. They contain:

Bytes	Contents
1-3	Data for Pods 2-0
4-5	Variable timing duration
6	Label number

Data for Pods:

These 3 bytes can be read right off the data format page. Note that the order of the pods is also the same as on this page; that is, byte 1=POD 2, byte 2=POD 1, and byte 3=POD 0. The significance of each bit, of course, depends on the configuration being used:

Parallel Configuration: Each bit position corresponds directly to the given channel on the given pod.

Serial Configuration: Byte 1 (POD 2) is data for Serial B. Byte 2 (POD 1) is Serial A. Byte 3 is unused.

Arbitrary Waveform Configuration (Option 002): For this configuration, it is easier to forget about the three byte designations and simply number the bits from 1 to 24 in the same order they are displayed on the Data Format Page:

Byte 1	Byte 2	Byte 3
OLD: 7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
NEW: 1 2 3 4 5 6 7 8 ARB B	9 10 11 12 13 14 15 16 	17 18 19 20 21 22 23 24 / CP TR CP TR B. B. A. A.

The first 10 bits are Arb channel B. The next 10 are Arb channel A. The last 4 bits contain trigger and characteristic point information as follows:

Bit Number	Meaning
21	Characteristic Point, Arb B
22	Trigger, Arb B
23	Characteristic Point, Arb A
24	Trigger, Arb A

For the characteritic point bits, if the bit is set (=1), that point is considered a characteristic point by the Arb interpolator; unset (=0) indicates a "normal" point.

Variable Timing:

These two bytes contain the duration of this point when variable timing mode is used. The structure is as follows:

Byte 4	Byte 5
7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
\ D2 / _D1_/	_D0_/ DPt Unit

The first 3 half-bytes contain the three digits of the time duration (in Binary Coded Decimal form). Bits 3 and 2 of Byte 5 hold the position of the decimal point. The number they form (either 1, 2, or 3) indicates the number of digits to the left of the decimal point. The last two bits are the unit number.

Bit Value	<u>Unit</u>
1	uS (micro-seconds)
2	mS (milli-seconds)
3	S (seconds)

Label:

This is simply a number between 1 and 50 indicating what label is currently assigned to this memory address. If no label is assigned, the byte is zero.

LABEL LIST: This is a list (in ASCII) of up to 50 label names currently assigned to various memory addresses. Each name is 5 characters long, so to determine what label is at a given address, simply take the Label Number (byte 6 as describe above) minus 1, times 5 and this will be the position of the first character of the Label name in this list.

TIMING TYPE: This byte just indicates whether fixed or variable timing is currently being used. A 0 here means fixed mode; a 1 means variable mode.

FIXED TIMING DURATION: These two bytes hold the value assigned to all memory addresses when in the fixed timing mode. The time value is stored in exactly the same format as described above for Variable Timing.

TD STRING - HARDWARE LOCATION

The general structure of the TD string when taken directly from hardware (location 3) is as follows:

Byte Start	Length/Form	Contents
1 5 5125 5890 Total:	4 bytes 1024 x 5 bytes 255 x 3 bytes 4 x 2 bytes 5897 bytes	Header Timing and Data information Program page Program vector

TIMING AND DATA: Note now there are only five bytes for each memory address, instead of the six used in software, because the label byte is not used at the hardware.

The first three bytes contain the POD data in the same format as described for the software locations, except that the first and third bytes have now exchanged places:

Software Byte		Hardware Byte
Byte 1	*******	Byte 3
Byte 2	***********	Byte 2
Byte 3	*************** *	Byte 1

Bytes 4 and 5 now hold the actual timing value that is being used for this point, whether that be the fixed value or the variable value. The format however is very different from that used in software:

Byte 5	•	Byte 4	(Note order of bytes shown)
7 6 5 4 3 2 0 0 0 Range	1 4	7 6 5 4 3 2 g Value	

It is best described by a procedure for converting the software version to the hardware one:

1. Determine Range of Duration:

Duration value between:	Range Number (Bits 2-4, Byte 5):
0.02 uS 9.99 uS	4
10 uS 999 uS	3
1.0 mS 99.9 mS	1
0.1 S9.99 S	2

- 2. Convert the three-digit binary coded decimal number representing the time into a normal binary number (ignore the decimal point). This will result in a 10 bit number which will become the timing value after more manipulation.
- 3. Take the 2's Complement of the 10 bit timing value you just found. This is done by complementing every bit in the number (i.e. change all 1's to 0's and all 0's to 1's) and then add 1 to the resulting number.
- 4. Finally, if the time value was in the smallest range in step 1 above (i.e. the Range Number was 4), add 1 again to the now complemented timing value.

Now simply use binary operations to put the Timing Value and Range Number in their respective places in Bytes 4 and 5. Note that the top three bits of Byte 5 (5-7) should be set to 0 always.

To make this a little more concrete, let's go through the procedure for the default value of 0.02 uS. In software form, this is stored as:

	Byte 4	Byte 5
Bit: Value: Decimal:	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	7 6 5 4 3 2 1 0 0 0 1 0 0 1 0 1 37

Step 1: Determine the range from the table. For 0.02 uS, the range number is 4, so we'll put this into the appropriate bits in the hardware form (and we will go ahead and set the top three bits to 0):

	Byte 5						Byte 4			
Bit: Value: Decimal:		_	-	4			1	0	7 6 5 4 3 2 1 Timing Value Undefined	0

Step 2: Convert BCD time value to normal binary format (using 10 bits). Put these in the Timing Value position:

	Byte 5	Byte 4
Bit:	7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0
Value:	0 0 0 1 0 0 0 0	0 0 0 0 0 0 1 0
Decimal:	16	2

Step 3: Take 2's complement of Timing Value (last 10 bits only!!) Don't forget to add 1 after complementing all of the bits:

	Byt	<u>e 5</u>	Byte 4
Bit:		1 3 2 1 0	7 6 5 4 3 2 1 0
Value:		1 0 0 1 1	1 1 1 1 1 1 1 0
Decimal:		19	254

Step 4: Since the timing value was in the lowest range, we need to add 1 to our final result:

Byte 5						Ву	te	4				
Bit: Value:		_	5 0	_				-	i			0 1
Decimal:				19					4.))		

The resulting value is ready to be sent directly to the hardware location.

PROGRAMMING SECTION: As with the software location, changing the programming information with learn strings is too complex to be efficient, so it is suggested normal programming methods be used instead.

TF STRING - SOFTWARE LOCATIONS

The general structure of this string when pulled from one of the three software locations (Locations 0-2) is as follows:

Byte Start	Length/Form	Contents
1 5 261 293 300 Total:	4 bytes 256 bytes 32 bytes 7 bytes 1 byte 300 bytes	Header Flag patterns associated with each trigger value Latched bits Static flag patterns Flag Mode

FLAG PATTERNS: These are simply the 256 possible flags that are output on given trigger patterns. They are found on the Control Page Flag Assignment menu on the HP 8175A. Each byte of the learn string simply contains one flag pattern associated with a trigger pattern (0-255).

LATCHED BITS: When the Flag mode is set to Latched, an additional column of bits appears to the right of the column of flags on the Flag Assignment menu. Each bit position holds either a "e", meaning enabled for latching, or a ".", meaning disabled. These correspond to 1's and 0's respectively in the 256 bits contained in these 32 bytes. So starting with Byte 1, bit 0 and continuing to Byte 32, bit 7, every set bit means an enabled flag; every zero bit means a disabled flag (in the Latched mode).

STATIC FLAGS: When in Static Flag mode, only seven flag patterns are set to correspond with the seven trigger functions found on the Control Page Simulate Trigger Functions menu. These seven bytes contain the flag values starting with START through TRIST off.

FLAG MODE: Indicates the current flag mode being used:

Value in Byte	Flag Mode
0	Transparent
1	Latched
2	Static

TF STRING - HARDWARE

The general structure of this string when pulled directly from the hardware location (Location 3) is as follows:

Byte Start.	Length/Form	Contents
1	4 bytes	Header Output Flag Patterns
5	256 bytes 256 bytes_	Trigger funtions
<u>261</u> Total:	516 bytes	1116601 1 011110110

FLAG PATTERNS: These bytes are the same as the Flag Patterns discussed for the software locations. The only difference is that in the Latched mode, only those flag patterns which are actually enabled for latching are stored on the hardware; the other flags are set to zero.

TRIGGER FUNCTIONS: These 256 bytes contain one of 8 numbers which indicates what trigger function is associated with each trigger value (0-255). This is determined from the Input Trigger Word Assignment Menu. The possible values are:

Value in byte:	Trigger Function:
32	Start
64	Stop
96	Continue
128	ЈМР А
160	ЈМР В
192	Tristate on
224	Tristate off
8	Tristate asyn.

TQ STRING - SOFTWARE LOCATIONS

The general structure of this string when taken from one of the three software locations (Location 0-2) is as follows:

Byte Start	Length/Form	Contents
1 5 69 Total:	4 bytes 8 x 8 bytes 1 byte 69 bytes	Header Input Trigger Words Number of additional Trigger Words

INPUT TRIGGER: These are the trigger words used to initiate each of the eight functions (START thru TRISTATE asyn.) found on the Input Trigger Word Assignment Page. The 8 bytes for each function are broken down into 4 byte pairs, one pair for each possible trigger word associated with the function.

In each pair, the first byte acts as a control byte to indicate which of the bits (if any) in the trigger word are variable (shown as an 'X' on the HP 8175A). Any bit that is set in this byte indicates this bit is not variable (i.e. it is either a '1' or a '0' on the Assignment page). An unset bit indicates an 'X' in the trigger word, a variable bit.

The second byte in the pair is the actual trigger word containing the patterns of 0 and 1 used to define the trigger. Note here all X's are coded as normal set bits (1's).

ADDITIONAL PATTERNS: This byte simply holds the number of additional trigger words (i.e. the number more than the required 1) used to define each function. This can vary between 0 and 3, standing for 1 thru 4 trigger words respectively.

TQ STRING - HARDWARE LOCATION

As discussed earlier, this string is exactly identical to the TF string taken from the hardware location (Location 3) because the trigger words and output flags are linked on the hardware. Please refer to the TF STRING - HARDWARE LOCATION section for a description of the string's contents.

SET STRING - SOFTWARE LOCATIONS

This string is really just a conglomerate of all the previously described strings plus approximately 2000 bytes of control information defining all aspects of the current HP 8175A state. This information is stored in a linked list, making it very difficult to alter. Also all data is controlled by two checksum bytes which would have to be recalculated should any of the data be changed. For these reasons, it is recommended this string be used only to transfer the state of the HP 8175A back and forth to a computer for storage or automatic programming and that no data in it be changed.

The general structure is as follows:

Byte Start	Length/Form	Contents			
1 5 7 8790 8932 9228 9238	4 bytes 2 bytes 8783 bytes 142 bytes 296 bytes 10 bytes 65 bytes	Header CheckSum TD String Control information TF String Control information TQ String			
9303 Total:	942 bytes 10244 bytes	Control information			

The structure of each sub-string contained within the SET string is the same as when it is called up alone (minus the 4 header bytes on each). Note that the SET string can only be pulled up from the software locations (Location 0-2).

CLC STRING - LOCATION 0

As indicated, this string can only be pulled from the ACTUAL location since it is never stored in any of the other software location nor on the hardware. As with the programming modules, its form is fairly, so it should be used just for transferring modules back and forth for storage in the computer.

CHANGING LEARN STRINGS

It is highly recommended that you do not try to build an entire learn string yourself as this is too error prone and, in many cases, not enough information has been given to completely construct all parts of the string. Instead, it is better to pull up the string from the HP 8175A that contains the data you want to change, make the changes on the appropriate part, leaving the rest of the string untouched, and return the altered string back to the HP 8175A.

MORE PROGRAMMING EXAMPLES

Although the changing of timing and data information in most of the learn strings is fairly straight forward, it can become tricky in certain cases. To help make some of these procedures a little clearer, three programming examples follow covering some of the more complicated operations. Note that these are meant only as examples and they assume all entered data will be error free.

Changing data in the ARB A or ARB B channel using the TD string requires some delicate binary operations to place each bit correctly without destroying the rest of the string. The following PASCAL program (see next two pages) loads all of the data from an array into either channel A or B using binary operations to place the bits in the proper place in the string. It also sets the trigger points for each from a separate array and sets some of the points to characteristic points.

The documentation within the program should clear up most questions on what operations are being performed. Refer to the reference texts listed in the introduction for more help.

```
program ArbString (input,output);
{PUTS DATA FROM A STORAGE ARRAY INTO EITHER CHANNEL A OR B ON THE HP 8175A
ARBITRARY WAVEFORM GENERATOR. >
{LIBRARY MODULES NEEDED}
                               {Buf_Info_Type,Serial_Fastest,
import IODECLARATIONS,
                               From Memory .To_Memory }
                               {ioinitialize,iouninitialize}
       GENERAL_1,
       GENERAL_2,
                               {writestringln}
                               {iobuffer_buffer_reset,buffer_data,
       GENERAL_4,
                               readbuffer_string, writebuffer_string,
                                transfer.transfer_end}
       IOCOMASM:
                               {binand.binior}
                       {ADDRESS OF HP 8175A ON HP-IB INTERFACE}
  const Arb=720:
                       {CHANNEL TO PUT DATA INTO}
       Channel='A';
                                      (SAMPLE DATA STORAGE)
  type DataStore = record
                                      {VOLTAGE LEVEL (LIMITS IN DECIMAL)}
                     Level:0..1023;
                                      {TRIGGER POINT IS 0 OR 1}
                     Trigger: 0..1;
                    SetCp:boolean;
                                      {CHARACTERISTIC POINT?}
                   endi
       Data: array [0..1023] of DataStore; {ARRAY HOLDING DATA FOR ALL
  VAC
                                            1024 MEMORY POSITIONS)
                       {COUNTER}
        pos: integer;
                       {DUMMY VARIABLE TO PAUSE PROGRAM}
        c: char:
procedure ChangeData:
{ACTUALLY DOES THE BINARY OPERATIONS TO INSERT NEW DATA INTO A LEARN STRING}
                               {SIZE OF TD? LEARN STRING}
  const BufSize = 8787;
        bufold, bufnew: Buf_Info_Type;
        S:string[10];
                               {STRING TO HOLD EACH DATA SET}
        pos:integer;
        Free_Space: integer:
        {CHANGEDATA}
begin
                     {MARK CURRENT TOP OF STACK FOR LATER RECOVERY}
  mark (Free_Space);
  iobuffer (bufnew, BufSize);
                               {INITIALIZE BUFFERS}
  iobuffer (bufold, BufSize);
  buffer_reset(bufnew);
                               {CLEAR BUFFERS}
  buffer_reset(bufold);
  writeln ('Getting old data from Arb . . .');
  writestringln (Arb, 'GEN2'); {PUT INTO ARBITRARY WAVEFORM CONFIG.}
  writestringln (Arb,'TD?0');
                             {QUERY FOR TO LEARN STRING}
  transfer_end (Arb, Serial_Fastest, To_Memory, bufold); {RECEIVE DATA}
  writebuffer_string (bufnew,'TD0,'); {START NEW BUFFER WITH RETURN STRING}
```

```
writeln ('Changing to new data . . .');
 for pos:=0 to 1023 do with Data[pos] do begin
   readbuffer_string (bufold,S,6); {READ OLD DATA INTO STRING}
   case Channel of
                             {PUT DATA INTO CHANNEL A}
     'A':
               begin
                 S[2]:=chr(binand(ord(S[2]),192)+(Level div 16));
                 S[3]:=chr((Level mod 16)*!6+(ord(S[3]) mod 16));
                             {SET BIT FOR CHARACTERISTIC POINT, IF NEEDED}
                 if SetCp then S[3]:=chr(binior(ord(S[3]),2))
                          else S[3]:=chr(binand(ord(S[31),253));
                             (SET A TRIGGER POINT IF NEEDED)
                 if Trigger=1 then S[3]:=chr(binior(ord(S[3]),1))
                              else S[3]:=chr(binand(ord(S[31),254));
               end:
                             {PUT DATA INTO CHANNEL B}
     'B':
               begin
                 S[1]:=chr(Level div 4):
                 S[2]:=chr((Level mod 4)*64+(ord(S[2]) mod 64));
                              {CHARACTERISTIC POINT?}
                 if SetCp then S[3]:=chr(binior(ord(S[3]),8))
                          else S[3]:=chr(binand(ord(S[3]),247));
                              {TRIGGER POINT?}
                 if Trigger=1 then $[3]:=chr(binior(ord($[3]),4))
                              else $[3]:=chr(binand(ord($[3]),251));
               end;
   end:
   writebuffer_string (bufnew,S); {WRITE CONVERTED STRING INTO NEW BUFFER}
 end:
 write ('Sending it back . . . ');
 transfer (Arb, Serial_Fastest, From_Memory, bufnew, buffer_data(bufnew));
 transfer (Arb, Serial_Fastest, From_Memory, bufold, buffer_data(bufold));
           (SEND BACK NEW CONVERTED DATA (BUFNEW) AND THEN REMAINDER OF
           UNCHANGED LEARN STRING (BUFOLD)
                                {RETURN HP 8175A TO LOCAL}
 writestringln (Arb,'LO');
                              {RELEASE TO PREVIOUSLY MARKED TOP OF STACK; THIS
 release (Free_Space);
                              RECOVERS ALL DYNAMIC MEMORY USED BY THE BUFFERS}
       {CHANGEDATA}
end:
{MAIN PROGRAM}
begin
                        {READY ALL INTERFACES}
  ioinitialize:
  writeln ('Initializing array . . .');
                                                  {MAKE DATA ARRAY--SINE WAVE}
  for pos:≖0 to 1023 do with Data[pos] do begin
    Level:=round(511*sin(2*3.1415*pos/512)+512);
                                                  {MAKE FIRST POINT A TRIGGER}
    if pos=0 then Trigger:=1 else Trigger:=0;
    if (pos mod 4)=0 then SetCp:=true else SetCp:=false; {MAKE EVERY 4TH POINT}
                                                          {CHARACTERISTIC
  end;
  ChangeData:
  writeln ('finished. Hit return to exit.');
  read (c);
                        {RESET ALL INTERFACES}
  iouninitialize;
end.
```

Another tricky procedure is the conversion of timing units from the form used in software to the form used in hardware in the TD string. The following program performs this conversion. Be careful when entering the time that you use the same format that the HP 8175A uses on its Data page Pattern/Level screen. Note you enter the three digits first, WITHOUT a decimal point, and then you are prompted to enter the position of the decimal point within this field:

```
program ConvertTime (input,output);
(CONVERTS TIME FROM SOFTWARE TO HARDWARE FORMAT)
                        (32-BIT INTEGER, BINARY FUNCTIONS)
import IOCOMASM;
                                {USED TO CONVERT CHARACTER INPUT TO DIGITS}
        Zero = ord('0'):
const
                                (HOLDS A TWO BYTE TIME STRING)
        TimeType = string[2];
type
        SoftTime, HardTime: TimeType;
var
        x.DecPt,Unit:integer;
        Dig: array [1..3] of integer;
        InputChar:char;
function HardwareForm (Soft:TimeType):TimeType;
(DOES ACTUAL CONVERSION PROCESS)
        Hard: array [1..2] of integer;
  var
        Time Range: integer:
        TimeString: TimeType:
                                         {STEP 1:FIND RANGE}
  case binand (ord(Soft[2]),15) of
                                 {Time between: 0.02 uS ... 9.99 uS}
                 Range:=4;
    5:
                                                  10 uS ... 999 uS}
                                 {Time between:
                 Range:=3;
    13:
                                 {Time between: 1.0 mS ... 99.9 mS}
    10:
                 Range:=1;
                                 {Time between: 0.1 S ... 9.99 S}
                 Range:=2;
    7:
   end;
  Time:=(binand(ord(Soft[11),240) div 16)*100+ {STEP 2:CONVERT TIME FROM BCD}
                                                 {TO NORMAL BINARY FORMAT}
         binand(ord(Soft[1]),15)*10+
         (binand(ord(Soft[21),240) div 16);
                                         (STEP 3: TAKE TWO'S COMPLEMENT)
   Time:=bincmp(Time)+1;
                                         (STEP 4:ADD 1 IF RANGE IS RIGHT)
   if Range=4 then Time:=Time+1;
                                         {PUT ALL THE PARTS TOGETHER}
   Hard[2]:=binand(Time,255);
   Hard[1]:=binand(Time,768) div 256;
   Hard[1]:=binior(Hard[1],Range*4);
                                                         {BYTE ORDER!!}
   strwrite(TimeString,1,x,chr(Hard[2]),chr(Hard[1]));
                                 (RETURN THE NEW TIME STRING IN FUNCTION NAME)
   HardwareForm:=TimeString;
 end;
```

```
{MAIN PROGRAM}
begin
 write ('Enter a three digit time, without decimal point==> ');
  for x:=1 to 3 do begin
   read (InputChar);
    Dig[x]:=(ord(InputChar)-Zero);
          writeln:
  end:
 write ('How many digits to the left of the decimal point? ');
 read (InputChar); DecPt:=(ord(InputChar)-Zero);
                                                            writeln:
                                                  Choose 1, 2 or 3==> ');
 write ('Choose Units: 1) uS
                                2) mS
                                         3) S
 read (InputChar); Unit:=(ord(InputChar)-Zero);
                        {PRODUCE SOFTWARE FORM OF TIME--BCD VALUE}
 SoftTime: "';
 strwrite(SoftTime,1,x,chr(Dig[1]*16+Dig[2]),chr(Dig[3]*16+DecPt*4+Unit));
                                        {CHANGE TO HARDWARE FORM}
 HardTime: "HardwareForm(SoftTime);
  writeln:
 writeln ('Soft Form: ',ord(SoftTime[1]):1,' ',ord(SoftTime[2]):1);
 writeln ('Hard Form: ',ord(HardTime[1]):1,' ',ord(HardTime[2]):1);
end.
```

Finally, for the sake of completeness, the following routine computes the check sum bytes used in the SET string to insure the integrity of the data string. To make the example simple, a SET string is simply pulled from the HP 8175A and the checksum bytes are computed for it without making any changes to it. It is still recommended, however, that the SET string not be changed unless your application absolutely requires it:

```
program ComputeSum (output);
{Contains procedures to pull a learn string from the HP 8175A and store it in
 an array. The routine CheckSum then computes the check sum for all the data
 and compares it with the checksum bytes sent in the string.}
                                        {General IO functions - see the Pascal}
                iodeclarations,
  import
                                         {3.1 Workstation System Manual for
                general_1,
                                         {information on each.
                general_2,
                general_4.
                                         {Binary routines}
                iocomasm;
                                 {Size of SET learn string}
  const BufSize = 10244;
                                {Address of HP 8175A on HP-IB interface}
        Arb = 720;
  type Storage = array [1..BufSize] of char;
                                 {Array to hold learn string}
        StoreArray:Storage:
  var
```

```
procedure CheckSum (DataArray:Storage);
{This procedure does the actual computation of the checksum for a learn string}
                       {Two bytes to hold developing check sums}
       A.B.
  var
        Carry1,Carry2:integer; {Keep track of "Carry bits"}
begin {CheckSum}
  pos:=7;
               {Start at first byte beyond the header and checksum bytes}
  A:=0; B:=1; {Initialize the check sum}
  repeat
                       {Shifts bits in A to the right and store carry}
    Carry1:=A mod 2;
    A:=A div 2:
                       {Rotates bits in B by first shifting right, storing }
    Carry2:=B mod 2;
                        {any carry, and setting top bit if there was a carry}
    B:=B div 2;
    if Carry1=1 then B:=B+128;
                                       {from shifting A above
                                         {Adjust A with an exclusive-or }
    if Carry2=1 then A:=bineor(A,180);
                                          {if rotating B produced a carry}
                                         {Exclusive-or the next two data bytes}
    A:=bineor(A,ord(DataArray(pos]));
                                         {with A and B respectively
    pos:=pos+1;
    B:=bineor(B,ord(DataArray(posl));
    pos:=pos+1;
  until pos>BufSizer
  writeln ('From string: '.ord(DataArray[5]):1,' '.ord(DataArray[6]):1);
          {Just displays the check sum bytes in the string for comparison}
  writeln ('Computed: ',A:1,' ',B:1);
end:
       {CheckSum}
procedure Get_Learn_String (var StoreArray:Storage);
{Transfers Learn string from HP 8175A and store in an array}
        BufName:buf_info_type;
        pos:integer;
begin
  iobuffer (BufName, BufSize);
                                       {Allocate buffer space}
  buffer_reset (BufName);
                                       {Clear buffer}
  writestringln (Arb, 'SET?0');
                                        {Query for Learn String}
  transfer_end (Arb, serial_fastest, To_Memory, BufName);
               {Pull in all data sent from HP-8175A until end signal}
  writestringIn (Arb,'L0');
                                       {Returns HP 8175A to Local mode}
  for pos:=1 to BufSize do readbuffer (BufName, StoreArray[pos]);
      {Read all characters out of the buffer and store them in an array.}
end:
```

CONCLUSION

The programs presented here are meant to give you a starting point for writing your own applications using learn strings. Although at first glance the routines may seem long, they have been heavily commented and many small "extra" routines have been included in them so that they can act as stand alone programs for demonstration purposes. In most cases, the core function performed by each can be compressed into relatively few lines.

Hopefully the routines and descriptions given here are sufficient to allow a thorough understanding of what is actually going on, but for more advanced, detailed coverage of particular techniques, please see the reference list given in the introduction of this document.

204

APPENDIX: PROGRAMMING INFORMATION

Types of Programming

Besides changing data with learn strings, there are two different methods of remote control of the HP 8175A:

The DEVICE DEPENDENT method means that the cursor must first be positioned in the appropriate field before the value can be changed. The device-dependent commands for keyboard functions are implemented in a mnemonics-per-keystroke format. Since the representation of each and every cursor movement, button push, etc. quickly results in a large number of mnemonics, it is not recommended that you use this method for any large programs!

An example of this programming method would be sending the sequence:

"CD: NX; NX; NX"

This is the same as pressing + and then NEXT three times on the front panel of the HP 8175A. Note that the series "NX; NX" may also be written as "NX3".

The "NORMAL" METHOD requires that the instruction to change any setting is sent in the form of one or more specific HP-IB commands. The majority (but not all) such commands are page specific. An example of this type of command is:

"RST; DM 1; TSA1; CHD0,11001100; LO"

This particular sequence resets the HP 8175A and recalls standard settings; changes to the Data Page Pattern Setup menu; moves to address 1; changes the data in the first Pod there (i.e. POD 2) using binary base to the pattern "11001100"; returns the HP 8175A to local control. As you can see, this method allows much more powerful manipulations with fewer mnemonics than the Device Dependent method.

Please refer to the 8175A Operating and Programming Manual, Section 3G for a complete list of both types of command mnemonics. For programming in the Arbitrary Generator mode, see also the Option 002 Operating Manual, Section 3H.

Sending Command Sequences

The same BASIC and PASCAL instructions can be used to send command sequences as well as learn strings. In BASIC, the normal command is:

OUTPUT 7xx;"mnemonics (incomplete)"; OUTPUT 7xx;"mnemonics (completed)"

These send the appropriate HP-IB mnemonics to a device that is connected to the interface card 7, and set to the HP-IB address xx (0 to 30). The PASCAL equivalents to these BASIC statements are:

WRITESTRING (7xx, 'mnemonics (incomplete)'); WRITESTRINGLN (7xx, 'mnemonics (completed)');

Note that PASCAL provides various other procedures such as WRITECHAR and WRITENUMBERLN as well (see Recommended Literature in the Introduction of this document).

Note the only difference in each output pair is whether or not the mnemonics are followed by an endof-line indicator (e.g. CR/LF). A trailing semicolon after an OUTPUT statement in BASIC suppresses this. In PASCAL, all statements are followed by a semicolon, so there are two separate functions: WRITESTRING does not send the end-of-line, while WRITESTRINGLN does. Since an end-of-line always indicates the end of a complete command sequence, it is important to suppress this when sending a long command string over a series of separate output statements.

For example, suppose you wanted to change a series of sequential memory addresses. You could send the following:

OUTPUT 720;"CHD0,"; OUTPUT 720;"10101010,"; OUTPUT 720;"11111111,11110000" OUTPUT 720;"LO"

The first output starts the command to change data using binary base. The next two commands contain data patterns to be sent. Note the trailing semicolon after each statement to suppress the end-of-line; the HP 8175A will accept all the data as if it were sent in one complete string. The third output sends the end-of-line to terminate the change data command and the final output returns the HP 8175A to local control (also terminated with an end-of-line).

For all commands, note the following points: Mnemonics can be sent using either upper case or lower case letters. To increase efficiency and speed, multiple menomonic commands can be transmitted by one OUTPUT or WRITESTRINGLN statement, as demonstrated in the first two command strings. Note that in this case, the separate commands must be delimited by semicolons; these act as end-of-line characters within the string.

Be careful not to confuse the various uses of semicolons: In both PASCAL and BASIC, when sent within a command sequence (i.e. inside quotation marks), a semicolon is the same as an end-of-line. When placed outside the quotation marks following an output statement in BASIC, a semicolon suppresses the end-of-line. In PASCAL, a trailing semicolon (found after all commands) has no effect.

If you are not familiar with the HP-IB mnemonics, it is probably best to use BASIC since there is a SINGLE STEP key available to allow you to execute commands one at a time.

If an error does occur, the HP 8175A will display the wrong syntax in inverse video on the second line of the CRT. Since this can be deleted by a successive HP-IB command, you should not use multiple mnemonic commands until the sequence of commands has been tested.



MANUAL CHANGES

Manual for Model Number	8175A
Manual printed on	July 1985
Manual Part Number	08175-90001

12/93


Make all ERRATA corrections.

Check the following table for your instrument serial prefix/serial number /EDC and make the listed changes to your manual.

▶ New Item

		Changes	Serial Number		Changes .
ERRATA			ERRAT'A		
2520G00231	#001		2948G02256	and above	28
2520G00251	and above	. 1	2948G02276	and above	29
2520G00271	and above	2	2948G02326	and above	29 30
2612G00326	and above	3		**	
2612G00356	and above	4		100 july 1	
2612G00396	and above	5			
2612G00415	and above	5 6			
	and above	7			
2612G00456	and above	8			
2642G00576	and above	9			
2642G00616	and above	10	<u>]</u> : .	•	
2642G00956	and above	11			
2642G00996	and above	12			
2642G01036	and above	13			
2642G01116	and above	14	\$ + *		
2642G01326	and above	15			
2903G01446	and above	16			
2903G01506	and above	17			
2932G01606	and above	18′			
2948G01646	and above	19			
2948G01706	and above	20			
2948G01726	and above	21			
2948G01766	and above	22 —		•	
2948G01946	and above	23	_		
			7		
CHANGE TO EDC	LABELS ON BOA	RDS (X-3116)	<u> </u>		
	nd above	24			
	d above	25			
	ad above	26			
2948G02236 at	nd above	27		enter T. p.	•

| Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | Columb | C



Page 2

MODEL 8175A INDEX OF MANUAL CHANGES

A40							
A31	·						
A30			660				
A20		U701	R206,207 W1 U312,313	U210,211, U106,107, U109,111 W1 U108,110		R700 .	
A10						R29	
A2							A2 W1
A1							
FRAME					MP11		
MISCELLANEOUS	Page 6-8,6-9, 6-10,6-12 6-18,6-19 6-21,7-8, 8-25,8-29, 3-55, 8-128/129 8-142, 8-142, 8-159, 8-162	Page 6–11	Page 6-10/11	page 6-10			
MANUAL	ERNATA	-	2	е .	4	9	7

MODEL 8175A INDEX OF MANUAL CHANGES

FRAME
A5, A6 MP2,12 B1,2
MP47
MP4 - 7, MP60,41, MP48,59, MP49,51, MP50,52
A20

MODEL 8175A INDEX OF MANUAL CHANGES

 -				11	<u> </u>	Т		1 1		
A40	U185,186 U187,188, U189				U140,141 U153,154, U155,156, U157,158, U142,143					
A31										
A30	U9,10,30,31								R15,16,17, R23,25,50, CR68	
A20					·					
A10		CR5	R29, U8	: : : :		C55	CR1, S1			
A2				N BOARD						J26,27
A1				-3116) C						
FRAME				LABEL (X			A10	MP71		
MISCELLANEOUS				CHANGE TO EDC LABEL (X-3116) ON BOARDS ! ! !						
MANUAL	20	22	23		24	25	26	27	28	29

Page 2b

Page 2c

A40	C51	· ·
1 A30		
A20		
Δ10		
λ2		
N1		
FRAME		
MISCELLANEOUS		
MANUAL	30	

INDEX OF MANUAL CHANGES

MODEX OF MANUAL CHANGES

-		 		· · · · · · · · · · · · · · · · · · ·		
A50	C7,8,12,16,17,21,24 C26 thru 32 C34 thru 37 C40,41,42	R800	C207,217,227,237	C7,8,12,16,17,21,22 C24,26,27,28,29-32, C34-37,41,42	ī	
FRAME					ON BOARDS ! !	
MISCELLANEOUS	Page 6–18		Page 6-19		CHANGE TO EDC LABELS (X-3116)	
MANUAL	2	3	5	17	CHANGE TO	

Page 4

CHANGE TO EDC LABELS (X-3116) ON BOARDS ! ! A50 Option 001 C7-12,16-32, C34-37,40-42, C46-60 C7thru12 C16thru32 C34,35,36, C37,40,41,42 C46thru60 C44 FRAME MISCELLANEOUS Page 6-19/6-20 MANUAL CHANGE

(OPTION 001)

INDEX OF MANUAL CHANGES

MODEL 81

1			
1			
ì			
ļ			
1			
l			
•			
İ			
ŀ			
ł			
1			
1			
ł			
ļ			
l			
1			
Ĭ .			
	· · · · · · · · · · · · · · · · · · ·	~···	
			
		<u></u>	
			
			
			
			

ERRATA

Make all ERRATA corrections

*Note: Since the Operating and Programming manual (08175-90006) can be separately ordered, it has its own Errata sheet (covering sections 1 to 4). This suplement covers errata and/or manual changes for sections 5 to 8 (service sections) only.

General point: Referring to Section 8 of the 90001 manual, some copies have the layout diagrams inserted (incorrectly) behind the corresponding registers instead of after. This can be easily checked and rectified.

Page 6-8: Change the Part Numbers/Descriptions etc. of the following components:

A10 C55 0160-3097

A10 CR18 08175-88701 DIODE KIT A10 CR19 08175-88701 DIODE KIT

Page 6-9:

Add: A10 TP1 (CD=2) 1251-0628 CONN POST TP SKT

Change A10 TP2-12 to: 0360-0535 TEST POINT

Page 6-10:

Add: A20 MP1 (CD=3) 0380-0643 MOUNTING STUD

Change M 246 to read: MP2

Change following details of A20 U406 - 413 to read as shown:

1818-3483 IC TMS 4164-15NL

Page 6-12:

Add: A30 MP14 1252-0220 DUST COVER

Page 6-18: Change following details of A40 W1 - W5 to read as shown:

1258-0124 JUMPER

Add: W6,W7,W8 1258-0124 JUMPER

Add a * in front of W1.4.5.6 and 8 and a corresponding note to indicate that these

jumpers are not necessarily installed on all A40 boards.

Page 6-19: Change following details of A50 R103 to read as shown:

0698-3444 R-F 316 1% .125W

Page 6-21: Change following details of A50 W1 to W3 to read as shown: 1258-0124 JUMPER

Add a * in front of W1 and W3 (indicates installed as required).

Page 7-8: At end of second to last paragraph, change last line details to read: "...delay circuit

(schematic 51D)."

Page 8-25: Waveform photos for TP 10 and 9, change "IV/DIV" to read: "0.5V/DIV".

Page 8-29: Add the title: "Table 8-1-2" below left hand table.

Page 8-55: Towards end of the first paragraph, details should read:

"....of U210 (HF0-HF5)".

Pages 8-128/129:

For both cases where signals are to be compared with TP16 signal, the menu required

should read:

"Control Page (PAR) [Clock]".

Page 8-142: In the Grid Locator list add a * (indicates installed as required) in front of W1, W4,

and W5. Delete the * in front of W7.

Page 8-148: In the middle paragraph which starts "The shift registers U25/U26...", change text in

the appropriate sentence so that it reads as follows:

"The control circuit is initialized with signal HADDS, signal LTIMELOAD1 stops the

control circuit and shift register for the timing duration."

Page 8-159: Referring to the lower photo and corresponding test settings,

change "Delayed" to "Mixed" and change photo reference from "U11/12" to U14/2".

Page 8-162: Referring to the lower photo and corresponding test settings, the settings should read

as follows:

"...Width 500ns, Ampl. +2V, Delay min, TT min, Offset OFF, Norm+)

Scope settings: 2us/Div, 0.05V/Div"

Page 6-4: Figure 6-1, 8175A Mainfraim Parts change in the picture where the

frame Parts are shown W9 Yell To W14 Yell.

Page 6-5: ADD: W14 08175-61611 CBL SMB/BNC

Page 6-5: Change to read: MP2 08175-00138 BRACKET MID

ADD to SECTION 8 SERVICE:

- 8-20 POD INFORMATION
- 8-21 In the case of isolating a foult down to a POD, Input or Output POD, take the info given in Table 8-3 to order the correct POD replacement.

Table 8-3. Index of POD's

MODEL NO	Replaceable P/N
HP 15461A ECL POD	15461-69601
HP 15462A TIL/CMOS POD	15462-69601
HP 15463A TRIGGER POD	15463-68701
HP 15464A TTL POD	15464-69601
,	

8-22 ACCESSORIE INFORMATION

8-23 Table 8-4 shows the replaceable part numbers of the available Accessories.

Table 8-4. Index of Accessories


MODEL NO	Replaceable P/N
HP 15408A HP 15409A	15408-68701 15409-68701
HP 15410A	15410-68701
HP 15411A	1541168701
HP 15415A	15415-68701
HP 15429A	15429-68701


On Page 6-19, change the Table of Replaceable Parts to read:

A50 J9,10

1251-7799 Conn-Post-TP-HDR

On Page 8-167, change Schematic and Grid Locator to read:







RA		POWER PIN	VOLTAGE LEVEL	RESISTOR VALUE
43 51	10	1 1	-5.2V +5V	10 PIN 160/240 9X10K

REF.DES.	-5.2٧	+5٧	-15V	+15V	GND
U84	8				1,16
U92		16			8

DELETE U91


On Page 8-169, change to read:






RA	GNO PIN	POWER	VOLTAGE LEVEL	RESISTOR VALUE
20	8	1	-5.24	8PIN160/240
21	10	1	-5.2V	10PIN160/240
22	10	1	-5.20	10PIN160/240
23	8	1	~5.2V	8P1N160/240
24	10	1	-5.27	10PIN160/240
25	10	1 1	-5.20	10PIN160/240
26	10	1	-5.27	10PIN160/240
27	10	1 1	-5.2V	10PIN160/240
39	10	l i	-5.20	10PIN160/240
41	8	l i	-5.27	8P1N160/240
42	8	1	-5.2V	8P1N16Ø/24Ø
52	10	1	-5.27	10PIN160/240

REF.DES.	-5.2V	+57	-157	+157	GND
บ79 บ8ø บ81	8 8				1,15,16 1,16 1,15,16






On Page 8-171 change to read:

RA	GND	POWER	VOLTAGE	RESISTOR
	PIN	PIN	LEVEL	VALUE
11 28 29 30 31 32 33 35 36 37 38 54	10 8 8 10 8 10 10 8 10 8	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	-5.2V -5.2V -5.2V -5.2V -5.2V -5.2V -5.2V -5.2V -5.2V -5.2V	10PIN160/240 8PIN160/240 8PIN160/240 10PIN160/240 10PIN160/240 10PIN160/240 10PIN160/240 8PIN160/240 10PIN160/240 8PIN160/240 8PIN160/240 8PIN160/240

DELETE RA34

On Page 8-173, change to read:



On Page 8-175, change to read:

RA	GND PIN	POWER PIN	VOLTAGE LEVEL	RESISTOR VALUE
42 51	8	i 1	-5.2V +5V	8PIN160/240 9X10K

4E

On Page 8-108, : change C95 to read C99 change C99 to read C95

On Page 6-11, change the Table of Replaceable Parts to read:

A20 U701

1820-3911


IC 9513A

OPTION 001

On Page 6-19, 6-20, change the Table of Replaceable Parts to read:

	A50	08175 – 665 5 3	BD AY TIMING
	A50 C7thru12 C16thru32 C34,35,36 C37,40,41, C42 C46thru60	0160-4835	C-FXD .1Uf 50V
	A50 C44	0160-3456	C-FXD 1000Pf 1000 V
DELETE:	A50 R801		
ADD:	A50 R336 thru R399	0757-0447	R-FXD 12.1K 1%

On Page 8-209, change Schematic 52D as shown:



Change all 32 circuits als shown.

MODEL 8175A

shown

as

8-190, change Layout

Page

8

On Page 6-10/11, Replaceable Parts List:

ADD: A20 R206

0757-0416

R-FXD .511

R207

W1

8159-0005

JUMPERWIRE

DEL: A20 U312

A20 U313

On A20 Schematic, Page 8-95:

ADD: R206 is connected from U209 Pin 16 to +5V

R207 is connected from U209 Pin 7 to +5V

W1 is connected between +5V to Pin 27 of U 106,107,108,109,110,111, 210,211

On Page 6-18, change the Table of Replaceable Parts to read:

A50 C 7,8,12,16,17,

C 21,22,24,26,

C 27,28,29,30, 0160-4835

C-FXD .1UF 10% 50V

C 31,32,34,35,

C 36,37,40,41,42

A50 C44

0160-3456

1000 PF 1000 V

DEL: A50 C 9,10,11,18,19,

C20,23,25

A50 R 801

A50 C4,5

Delete the same parts on Page 8-178 A50 BD LAYOUT.

On Page 6-11, change the Table of Replaceable Parts to read:

A30 C99

0160-4493

C-FXD 27PF 5% 200V

MANUAL CHANGE 3 \$\(\Delta\) 326

On Page 6-5, change the Table of Replaceable Parts to read:

A20

08175-66524

BD AY CPU BD

On Page 6-10, change the Table of Replaceable Parts to read:

A20 U106 08175-13712 E-I A20 U107 08175-13713 E-I A20 U109 08175-13715 E-I	PROM 2 PROM 3 PROM 4 PROM 6
300	PROM 8

ADD: A20 W2


8159-0005

JUMPERWIRE


DEL: A20 W1

A20 U108,110

Change Schematic "B to read (Page 8-95):




On Page 8-42, Schematic, change to read:



On Page 8-83 step d) ROM S.A. Test change to read:

Set the switch on the "MMU-ET" 08175-66523 as shown Signature Analyzer settings/Connection points on A20 CPU BD:



NOTE: Verify that reading at +5V is 3U9F whith START on "CS" of U210.

Check signatures of ROM's against the following table: ROM S.A.

IC on Schematic 2B

pir	יט	210	U2	211	U	106	Ul	07	נט	L09	Ul.	11
	ST	OP"_	Sī.	TOP - \	/- S	TOP 🔽	_/ ST	OP~L	_/- S'	IOP 🔪	ST	Z 40
12 13 15 16 17 18	PP3H 26U8 2F9P HFFU F65C 0631 P379 133H	4HH6 2782 8413 F27P 9HU5 FC93 052P F3C7	2P99 3198 4UP6 2FH9 F857 A304 AU1H 3045	C95C CFH2 CF19 FA0U C987 A95A 7H42 C8CU	43AU 7PC9 U82A C282 ACA2 0F38 3147 P30A	3H4F 5P57 AF4P 79AU 1A2A 3FP0 F234 367A	2709 5684 34C0 45H8 PAHU 3PH6 1CH4 9FFC	35C5 7HC9 67C4 C7HH 3P1F 2PF2 H229 H46A	P427 37UU 7U9C 20U3 6074 5FC0 CH2P A55P	2U4U 6U7H 4208 C327 70C2 7CP6 H20H 3A90	H9H5 13UH 8CF5 F861 C624 1F67 6298 36UU	A10C 18A5 457P 54P6 269F AC9A 9291 405P

On Page 6-11, change hte Table of Replaceable Parts to read

A20 U701

1820-2604

IC 9513

On Page 6-5, change the Table of Replaceable Parts to read:

W10 W11

08175-61620 08175-61621

CABLE AY

8175A On Page 6-18, change the Table of Replaceable Parts to read:

8175A#001 On Page 6-19, change the Table of Replaceable Parts to read:

A50 R800

0698-3605

R-FXD 120 OHM 5%

MANUAL CHANGE 4

On Page 6-5, change the Table of Replaceable Parts to read:

MP11

08175-40203

FRONT PANEL

MANUAL CHANGE 5

On Page 6-19, Replaceable Parts List, add:

A50 R207,


R217, R227,

0757-0346

R-FXD 10 1% .125W

R237

On Schematic, Page 8-207, add:



On Page 6-8, change the Table of Replaceable Parts to read:

A10 R29

0698--3518 R-FXD 7.32 KOHM 1%

On Page 6-10, Replaceable Parts List:

Del: A20 R700

MANUAL CHANGE 7

On Page 6-5, change the Table of Replaceable Parts to read:

A2

08175-66504

BD-AY KEY

On Page 6-7, change the Table of Replaceable Parts to read:

A2 W1

08175-61622

CBL AY

MANUAL CHANGE 8

On Page 6-13, change the Table of Replaceable Parts to read:

A30	R120	0698-4409
A30	R121	0757-0399
A30	DL2	1810-0919


R-FXD 127 1% R-FXD 82,5 1% Delayline 13ns

MANUAL CHANGE 9


On Page 6-5, Replaceable Parts List, change to read:


	MP2	08175-00138	BRACKET MIDDLE				
	MP12	08175-00638	SHIELD FAN				
	B1,2	3160-0510	FAN				
ADD:	A10 J4	1251-4246	CONN. 3-PIN (Page 6-8)				
	A5	08175-66505	BD AY CONTROL				
	A6	08175-66506	BD AY SENSOR				

On Page 8-12, Component Layout, add:



<u>ADD:</u> Component Layout & Schematic 08175-66505 & 08175-66506:





REF	GRID	REF	GRID	REF	GRID
DES	LOC	DES	LOC	DES	LOC
CI	BI	RI	Al	VRI	Bl
C2	D2/3.	R2	A 2		
C3	В3	R3	B2	WI	ΑJ
C4	C1	R4	Al	W 2	A 2
C5	DI	R5	A1		
CRI	CI	R6	A2		
CR2	B2/3	R7	B1/2		
CR4	B2/3	R 8	· A3		
CR5	B2/3	R9	B3		
CR6	BI/2	R10	B3		
	_				
J1 .	A 2	RII	A 2		
J2	D2	R12	A 3		
J3	D2/3	R13	Al		
l		R14	BI		
ΚI	C2	***	ъ.		Į
Ĭ	63	UI	DI Al		
LI	C2	U2 U3	B2		
<u> </u>		U 3	D2		

Add:
Repl.-PartsList

		4			
, A5	08175-66505	BD AY-CONTROL	A6	08175-66506	BD AY-SENSOR
REFERENCE DESIGNATOR	C H-P PART D NUMBER	DESCRIPTION	REFERENCE DESIGNATOR	C H-P PART D NUMBER	DESCRIPTION
C 1	3 0180-1794	C-F 22UF 35V	J 1	2 1251-5389	CONN-POST-TP-BD
Č 2 C 3	6 0180-0301 3 0180-0291	C-F SUF SOV AL	RT1	8 0853-0059	SENSOR-TEMP.
C 4	3 0180-1794 5 0180-0582	C-F 22UF 35V C-F 270UF 40V	W 1.	8 8150-0449 6 8150-0447	WIRE 24 RED WIRE 24 BLK
CR1 CR2	8 1901-0732 1 1901-1093	DIO PWR 1KV 1A DIO-1N4150 50V			
CR4 CR5	1 1901-1098	DIO-1N4150 50V DIO-1N4150 50V	ŀ		
CRE	1 1901-1098	DIO-1N4150 SOV	1		
J 1 J 2 J 3	7 1251-5384 8 1251-4246 8 1251-4246	CONN 3-PIN N CONN-3 PIN CONN-3 PIN	 		ļ
к 1	1 0490-1232	RELAY 1C 24V			i
LI	7 08175-61106	CHOKE 2X1.3mH			
R 1 R 2 R 3 R 4 R 5	0 0757-0401 9 0757-0278 6 0757-0449 3 0757-0280 9 0757-0442	R-F 100 1% .125 R-F 1.78K1% R-F 20K1% .125W R-F 1K 1% .125W R-F 10K1% .125W			
R 6 R 7 R 8 R 9 R 10	6 0757-0465 2 0757-0338 9 0757-0442 9 0757-0442 0 0757-0401	R-F 100K1% .125 R-F 1K1% .25W F R-F 10K1% .125W R-F 10K1% .125W R-F 100 1% .125			,
R 11 R 12 R 13 R 14	8 0698-3136 3 0757-0438 9 0757-0442 9 0698-3260	R-F 17.8K1% R-F 5.11K1% R-F 10K1% .125W R-F 464K1% .125			
U 1 U 2 U 3	7 1826-0393 0 1826-0718 7 1826-0161	IC LM317T IC MC1404U5 IC 324			
VR1	7 1902-0961	DIODE - ZENER			
W 1	8 8150-0449 6 8150-0447	WIRE 24 RED WIRE 24 BLK]		

On Page 6-16/17, change the Table of Replaceable Parts to read:

A40 U105

1820-0827

IC MC 10161P

A40 RA24 1810-0713

R-NETWORK

A40 R124 ADD:

0698-7236

R-FXD 1K 1%

A40 BD AY-DATA:

REV. D (intermediate Sulution)

R124 backloaded to U146 (Pin 8-13) RA24 Pin 10 connected to U187 Pin24

REV.E (Final Solution)

R124 located beside U146.

MANUAL CHANGE 11

On Page 6-7, change the Table of Replaceable Parts to read:

A2 S1-39 3101-2947

Keyswitch SPST

On Page 6-8, change the Table of Replaceable Parts to read:

A10 C55

0160-6596

C-FXD .47UF 20%

MANUAL CHANGE 12

On Page 6-5, Replaceable Parts List, change to read:

MP47

3050-0067

WASH BRS.375D

MANUAL CHANGE 13

On Page 6-16, Replaceable Parts List, add:

A40 R125 0757-0421

R-FXD 825 1% .125W

R125 is connected from U109 PIN8 (-5,2V)

to U109 PIN3

On Page 6-16, change the Table of Replaceable Parts to read:

A40 R25

0757-0280

R-FXD 1K 1%

MANUAL CHANGE 15

On Page 6-10/11, change the Table of Replaceable Parts to read:

A20 U406,407,408, U409,410,411,

U412,413

1818-3307

RAM 356 K

WITH 1818-3307 CONNECT PIN 1 and PIN 16 VIA BACKLOADED WIRE.

MANUAL CHANGE 16

On Page 6-5, Replaceable Parts List, change to read:

MP4	08175-04103	CVR TOP CABINET
MP5	08175-04104	CVR BOTTOM CAB.
MP6	08175-04105	CVR SIDE W.HANDLE
MP7	08175-04106	CVR SIDE PERF.
MP60	5001-0540	TRIM STRIP SIDE
MP41	5021-8405	FRAME FRONT 177H
MP48	5041-8801	FOOT
MP59	5041-8802	TRIM STRIP TOP
MP49	5041-8821	PNL REAR STD OFF
MP51	5041-8819	CAP STP HNDL FNT
MP50	5041 - 8820	CAP STP HNDL RR
MP52	5062-3704	STRAP HNDL 497.8D

MANUAL CHANGE 17

On Page 6-18/6-19, change the Table of Replaceable Parts to read:

A50 C7,8,12,16,17, C21,22,24,26,27,

C28,29,30,31,32,

0160-6623 C-FXD .10UF 10% 50V

C34,35,36,37,41,

C42

C7-12,16-32, #001: A50

C34-37,40-42,

0160-6623 C-FXD .10UF 10% 50V

C46-60

On Page 6-5, Replaceable Parts List, change to read:

B1,2

08175-68501

FAN ASSY

W1

08175-61690

WIRE SET

Delete: W2,3,5

On Page 6-8, Replaceable Parts List, change to read:

A10 CR18,19

08175-88704

DIODE KIT

On Page 6-15,16,17,18, Replaceable Parts List, change to read:

MAINLIST A40

08175-66541

BD AY DATA

ADD:

A40 R50,51

0698-0082

R-FXD 464 1% .125W

change:

A40

U140-141

1816-1720

IC 10474-7

A40 U153-158 U142-143

1816-1721

IC 10474-10

BACKLOADING R50 U83/7, U78/8

BACKLOADING R51 U38/8, U38/15

Delete:

A40


RA34, R124, RA12, 13, 16, 17,

U159-176


U144-152


COMPONENT- AND SCHEMATIC-CHANGES SEE ON FOLLOWING PAGES!

Component Layout, Page 8-142, change to read:



Change Schematic to read:





Page 8-167

RA	GND PIN	POWER PIN	VOLTAGE LEVEL	RESISTOR VALUE
7 8 9 10 11 14 15 18 19	10 10 8 8 10 8 8 8	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	-5.2V -5.2V -5.2V -5.2V -5.2V -5.2V -5.2V -5.2V -5.2V	10PIN160/240 10PIN160/240 10PIN160/240 8PIN160/240 10PIN160/240 8PIN220/330 8PIN220/330 8PIN220/330 8PIN220/330
38 71	8	1	-5.2V -5.2V	8PIN160/240 8PIN160/240

Page 8-173 -

DELETE RA12, RA13, RA16, RA17

REF.DES.	-5.2V	+5٧	-15V	+15V	GND
U140 U141 U142 U143	12 12 12 12				1,24 1,24 1,24 1,24

Page 8-171

DELETE U144-U152

REF.DES.	-5.2	+5٧	-157	+157	GN
U153	12				1.
U154	12	1			1.
U155	12				1.
U156	12	į			1.
U157	12				1,
U158	12		•		1,

Page 8-173

Change in Adustment Procedure MANUAL Page 5-3 Powersupply Board:

TESTCONNECTOR

ADJUST

TEST LIMIT

+5V

R21

+4.98V +/- 50mV

-5.2V

(R21)

-5.27V +/- 70mV

5-8 DATA BOARD:

TP-5V

-5.17V +/- 70mV

TP+5V

+4.98V +/- 50mV

MANUAL CHANGE 19

On Page 6-5, Replaceable Parts List, change to read:

A20

08175-66525

BD AY CPU


On Page 6-11, Replaceable Parts List, change to read:

A20 U508

08118-13705

ROM5

On Page 8-99, Schematic, change to read:



On Page 6-10, Replaceable Parts List,

Delete:

A20

MP2

MANUAL CHANGE 21

On Page 6-14, change the Table of Replaceable Parts to read:

A30

U9,10,30,31

1816-1594

IC MBM10422A-7Z

A40

U185,186,187

U188,189

1816-1594

IC MBM10422A-7Z

MANUAL CHANGE 22

On Page 6-8, change the Table of Replaceable Parts to read:

A10

CR5

1901-0731

DIO PWR RECT.

On Page 6-15/16, change the Table of Replaceable Parts to read:

A40

C50

0160-3872 0698-3488 C-FXD 2.2PF 200V

R25

R-FXD 442 1% .125

MANUAL CHANGE 23

On Page 6-9, change the Table of Replaceable Parts to read:

A10

R29

0757-0440

R-FXD 7,5K 1%

A10

U8

1826-2357

IC TL 780-12CKC

MANUAL CHANGE 24

On Page 6-17, change the Table of Replaceable Parts to read:

A40 (B-3119) U140,141

08175-62901

ASSY RAM IC

A40 (B-3119)

U153,154

08175-62902

ASSY RAM IC

U155,156, U157,158,

U142,143

On Page 6-23/24, change the Table of Peplaceable Parts to read:

A10 C55

0160-3097

CAP 0.47uF 50V

MANUAL CHANGE 26

On Page 6-5, change the Table of Replaceable Parts to read:

A10

08175-66511

BD AY PWR SPLY

On Page 6-8/9, change the Table of Replaceable parts to read:

EDC-LBL

A10

CR1 S1

A-3205 1906-0408 DIO-FW BRDG

3101-2737 SW-PUSHBUTTO

MANUAL CHANGE 27

On Page 6-5, Replaceable Parts List ADD:

MP71

5021-2840

KŁY-LOCK-FOO

Additional needed for MP48 (Rear Bottom Feet)

MANUAL CHANGE 28

On Page 6-12, change the Table of Repl. Parts List to read:

		EDC-LBL		
A30	R15	ບ−3305	0698-4442	RES 4.42K
	R16	,	0757-0442	RES 10K 1%
	R17		0757-0453	RES 30.1K
	ĸ23		0757-0449	RES 20K 1%
	R25		0698-4471	RES 7.15K
	R50		0698-4439	RES 3.24K 1%

On Page 6-12, Repl. Parts List add:

EDC-LBL

A30 CR68

D-3305 U122-0161 DIO-VVC 2.15C

On Page 8-131, Schematic change to read:

CR68 is added in parallel to CR67 with the same polarity

On Page 8-135, Schematic change toeread:

Correct value of R15, R16, R17

On Page 8-137, Schematic change to read:

Correct value of R23, R25, R50

MANUAL CHANGE 29

On Page 6-7, Repl.Parts List, DELETE:

A2 J26,27 8159-0005 RES O CWM

MANUAL CHANGE 30

On Page 6-15, Repl.Parts List change to read:

EDC-LBL

B-3343

A40

0160-5737 CAP 82PF 200